


#### TLV7211, TLV7211A CMOS COMPARATORS WITH RAIL-TO-RAIL INPUT AND PUSH-PULL OUTPUT SLCS149B-AUGUST 2006-REVISED JANUARY 2007

#### **FEATURES**


- Parameters Specified at 2.7-V, 5-V, and 15-V Supplies
- Supply Current 7  $\mu\text{A}$  (Typ) at 5 V
- Response Time 4  $\mu$ s (Typ) at 5 V
- Push-Pull Output
- Input Common-Mode Range Beyond
  V<sub>CC-</sub> and V<sub>CC+</sub>
- Low Input Current




NC – No internal connection

### APPLICATIONS

- Battery-Powered Products
- Notebooks and PDAs
- Mobile Communications
- Alarm and Security Circuits
- Direct Sensor Interface
- Replaces Amplifiers Used as Comparators With Better Performance and Lower Current





### DESCRIPTION/ORDERING INFORMATION

The TLV7211 and TLV7211A are micropower CMOS comparators available in the space-saving SOT-23-5 package. This makes the comparators ideal for space- and weight-critical designs. The TLV7211A features an input offset voltage of 5 mV, and the TLV7211 features an input offset voltage of 15 mV.

The main benefits of the SOT-23-5 package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The rail-to-rail input voltage makes the TLV7211 or TLV7211A a good choice for sensor interfacing, such as light detector circuits, optical and magnetic sensors, and alarm and status circuits.

The SOT-23-5 package's small size allows it to fit into tight spaces on PC boards.

#### ORDERING INFORMATION

T <sub>A</sub>	V <sub>OS</sub> (MAX)	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
		SOIC – D	Reel of 2500	TLV7211AIDR	7211AI
		50IC - D	Tube of 75	TLV7211AID	7211AI
	5 mV	SOT-23-5 – DBV	Reel of 3000	TLV7211AIDBVR	YBN_
			Reel of 3000	TLV7211AIDCKR	Vo
–40°C to 85°C		SOT (SC-70) – DCK	Reel of 250	TLV7211AIDCKT	- Y8_
-40°C 10 85°C		SOIC – D	Reel of 2500	TLV7211IDR	TY7211
		50IC - D	Tube of 75	TLV7211ID	117211
	15 mV	SOT-23-5 – DBV	Reel of 3000	TLV7211IDBVR	YBK_
			Reel of 3000	TLV7211IDCKR	V7
		SOT (SC-70) – DCK	Reel of 250	TLV7211IDCKT	Y7_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLCS149B-AUGUST 2006-REVISED JANUARY 2007

#### TEXAS INSTRUMENTS www.ti.com

#### FUNCTIONAL BLOCK DIAGRAM



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage <sup>(2)</sup>			16	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>			±Supply voltage	V
VI	Input voltage range (any input)		$V_{CC-} - 0.3$	$V_{CC+} + 0.3$	V
Vo	Output voltage range		$V_{CC-} - 0.3$	V <sub>CC+</sub> + 0.3	V
I <sub>CC</sub>	Supply current		40	mA	
I <sub>I</sub>	Input current			±5	mA
I <sub>O</sub>	Output current			±30	mA
		D package		97	
$\theta_{JA}$	Package thermal impedance <sup>(4)(5)</sup>	DBV package		206	°C/W
		DCK package		259	
TJ	Operating virtual junction temperature	· · ·		150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values (except differential voltages and  $V_{CC}$  specified for the measurement of  $I_{OS}$ ) are with respect to the network GND.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) – T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

### **ESD** Protection

	TYP	UNIT
Human-Body Model	2000	V

#### **Recommended Operating Conditions**

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	2.7	15	V
TJ	Operating virtual junction temperature	-40	85	°C

SLCS149B-AUGUST 2006-REVISED JANUARY 2007

### **2.7-V Electrical Characteristics**

 $V_{CC+}$  = 2.7 V,  $V_{CC-}$  = GND,  $V_{CM}$  =  $V_{O}$  =  $V_{CC+}/2$ , and  $R_L$  > 1 M $\Omega$  (unless otherwise noted)

		TEST CONDITIONS		TL	V7211A	<b>\</b>	т	LV7211		
	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	Input offect veltere		25°C		3	5		3	15	mV
V <sub>OS</sub>	Input offset voltage		–40°C to 85°C			8			18	mv
TCV <sub>OS</sub>	Input offset voltage temperature drift		25°C		1			1		μV/°C
	Input offset voltage average drift <sup>(1)</sup>		25°C		3.3			3.3		μV/month
I <sub>B</sub>	Input current		25°C		0.04			0.04		pА
I <sub>OS</sub>	Input offset current		25°C		0.02			0.02		pА
CMRR	Common-mode rejection ratio	$0 \le V_{CM} \le 2.7 \text{ V}$	25°C		75			75		dB
PSRR	Power-supply rejection ratio	$2.7 \text{ V} \leq \text{V}_{\text{CC+}} \leq 15 \text{ V}$	25°C		80			80		dB
A <sub>V</sub>	Voltage gain		25°C		100			100		dB
			25°C	2.9	3		2.9	3		V
CMVR	Input common-mode	CMRR > 55 dB	–40°C to 85°C	2.7			2.7			
CIVIVR	voltage range	CMRR > 55 dB	25°C		-0.3	-0.2		-0.3	-0.2	
		CIVIER > 55 UD	–40°C to 85°C			0			0	
V	High-level output	L _ 2.5 m/	25°C	2.4	2.5		2.4	2.5		V
V <sub>OH</sub>	voltage	$I_{load} = 2.5 \text{ mA}$	–40°C to 85°C	2.3			2.3			v
V	Low-level output	L _ 2.5 m/	25°C		0.2	0.3		0.2	0.3	V
V <sub>OL</sub>	voltage	$I_{load} = 2.5 \text{ mA}$	–40°C to 85°C			0.4			0.4	v
			25°C		7	12		7	12	
	Supply current	V <sub>OUT</sub> = Low	–40°C to 85°C			14			14	— μA
I <sub>CC</sub>	Supply current		25°C		5	10		5	10	
		V <sub>OUT</sub> = High-Idle	-40°C to 85°C			12			12	

(1) Input offset voltage average drift is calculated by dividing the accelerated operating life V<sub>OS</sub> drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.

SLCS149B-AUGUST 2006-REVISED JANUARY 2007

#### **5-V Electrical Characteristics**

 $V_{CC+}$  = 5 V,  $V_{CC-}$  = GND,  $V_{CM}$  =  $V_{O}$  =  $V_{CC+}/2,$  and  $R_L$  > 1  $M\Omega$  (unless otherwise noted)

		TEST CONDITIONS	-	TL	V7211	4	т	LV7211		
	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	Innut offert veltage		25°C		3	5		3	15	m)/
V <sub>OS</sub>	Input offset voltage		–40°C to 85°C			8			18	mV
TCV <sub>OS</sub>	Input offset voltage temperature drift		25°C		1			1		μV/°C
	Input offset voltage average drift <sup>(1)</sup>		25°C		3.3			3.3		μV/month
I <sub>B</sub>	Input current		25°C		0.04			0.04		pА
I <sub>OS</sub>	Input offset current		25°C		0.02			0.02		pА
CMRR	Common-mode rejection ratio		25°C		75			75		dB
PSRR	Power-supply rejection ratio	$5 \text{ V} \leq \text{V}_{\text{CC+}} \leq 10 \text{ V}$	25°C		80			80		dB
A <sub>V</sub>	Voltage gain		25°C		100			100		dB
		CMRR > 55 dB	25°C	5.2	5.3		5.2	5.3		
CMVR	Input common-mode	CIVIRR > 55 GB	–40°C to 85°C	5			5			V
CIVIVR	voltage range	CMRR > 55 dB	25°C		-0.3	-0.2		-0.3	-0.2	v
		CIVIER > 55 UD	–40°C to 85°C			0			0	
V	High-level output	L - 5 m A	25°C	4.6	4.8		4.6	4.8		V
V <sub>OH</sub>	voltage	$I_{load} = 5 \text{ mA}$	$-40^{\circ}C$ to $85^{\circ}C$	4.45			4.45			v
V	Low-level output	L - 5 m A	25°C		0.2	0.4		0.2	0.4	V
V <sub>OL</sub>	voltage	I <sub>load</sub> = 5 mA	$-40^{\circ}C$ to $85^{\circ}C$			0.55			0.55	v
			25°C		7	14		7	14	
	Supply current	V <sub>OUT</sub> = Low	$-40^{\circ}C$ to $85^{\circ}C$			18			18	μA
I <sub>CC</sub>		V <sub>OUT</sub> = High-Idle	25°C		5	10		5	10	μΑ
			–40°C to 85°C			13			13	
I <sub>OH</sub>	Short-circuit output current	Isource	25°C	30			30			mA
I <sub>OL</sub>	Short-circuit output current	$I_{sink}$ , $V_O < 12 V^{(2)}$	25°C	45			45			mA

(1) Input offset voltage average drift is calculated by dividing the accelerated operating life V<sub>OS</sub> drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.

(2) Do not short circuit the output to V+ if V+ is >12 V.



SLCS149B-AUGUST 2006-REVISED JANUARY 2007

### **15-V Electrical Characteristics**

 $V_{CC+}$  = 15 V,  $V_{CC-}$  = GND,  $V_{CM}$  =  $V_{O}$  =  $V_{CC+}/2$ , and  $R_{L}$  > 1 M $\Omega$  (unless otherwise noted)

		TEST	-	тι	_V7211A	<b>\</b>	т	LV7211			
	PARAMETER	CONDITIONS	Τ <sub>J</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
\ <i>\</i>	lanut effect veltere		25°C		3	5		3	15		
V <sub>OS</sub>	Input offset voltage		–40°C to 85°C			8			18	mV	
TCV <sub>OS</sub>	Input offset voltage temperature drift		25°C		4			4		μV/°C	
	Input offset voltage average drift <sup>(1)</sup>		25°C		4			4		μV/month	
I <sub>B</sub>	Input current		25°C		0.04			0.04		pА	
l <sub>os</sub>	Input offset current		25°C		0.02			0.02		pА	
CMRR	Common-mode rejection ratio		25°C		82			82		dB	
PSRR	Power-supply rejection ratio	$5 \text{ V} \leq \text{V}_{\text{CC+}} \leq 10 \text{ V}$	25°C		80			80		dB	
A <sub>V</sub>	Voltage gain		25°C		100			100		dB	
		CMRR > 55 dB	25°C	15.2	15.3		15.2	15.3			
CMVR	Input common-mode voltage		$-40^{\circ}C$ to $85^{\circ}C$	15			15			V	
CIVIVIN	range	CMRR > 55 dB	25°C		-0.3	-0.2		-0.3	-0.2	v	
		CIVIER > 55 GB	$-40^{\circ}C$ to $85^{\circ}C$			0			0		
V	High-level output voltage	$l_{1} = 5 \text{ mA}$	25°C	14.6	14.8		14.6	14.8		V	
V <sub>OH</sub>	riigh-level output voltage	$I_{load} = 5 \text{ mA}$	$-40^{\circ}C$ to $85^{\circ}C$	14.45			14.45			v	
V	Low-level output voltage	I <sub>load</sub> = 5 mA	25°C		0.2	0.4		0.2	0.4	V	
V <sub>OL</sub>	Low-level output voltage	Iload = 5 IIIA	$-40^{\circ}C$ to $85^{\circ}C$			0.55			0.55	v	
		V <sub>OUT</sub> = Low	25°C		7	14		7	14		
1	Supply current	VOUT = LOW	$-40^{\circ}$ C to $85^{\circ}$ C			18			18	uΔ	
I <sub>CC</sub>	Supply current	V <sub>OUT</sub> = High-Idle	25°C		5	12		5	12	μA	
			–40°C to 85°C			14			14		
I <sub>OH</sub>	Short-circuit output current	I <sub>source</sub>	25°C	30			30			mA	
I <sub>OL</sub>	Short-circuit output current	$I_{sink}$ , $V_O < 12 V^{(2)}$	25°C	45			45			mA	

(1) Input offset voltage average drift is calculated by dividing the accelerated operating life V<sub>OS</sub> drift by the equivalent operational time. This represents worst-case input conditions and includes the first 30 days of drift.

(2) Do not short circuit the output to V+ if V+ is >12 V.

SLCS149B-AUGUST 2006-REVISED JANUARY 2007

### **Switching Characteristics**

 $T_{\rm J}=25^{\circ}C,~V_{\rm CC+}=5~V,~V_{\rm CC-}=GND,~V_{\rm CM}=V_{\rm O}=V_{\rm CC+}/2,~\text{and}~R_{\rm L}>1~M\Omega~(\text{unless otherwise noted})$ 

	PARAMETER	TEST CONDITIONS		TYP	UNIT
t <sub>rise</sub>	Rise time	$f = 10 \text{ kHz}, C_L = 50 \text{ pF}^{(1)}, \text{ Overdrive} = 10 \text{ mV}$	,	0.3	μs
t <sub>fall</sub>	Fall time	$f = 10 \text{ kHz}, C_L = 50 \text{ pF}^{(1)}, \text{ Overdrive} = 10 \text{ mV}$		0.3	μs
		$f_{1}$ 10 kHz C = 50 p $\Gamma^{(1)}$	10 mV	10	
	Drangestion delay time, high to $low^{(2)}$	$f = 10 \text{ kHz}, C_L = 50 \text{ pF}^{(1)}$	100 mV	4	
t <sub>PHL</sub>	Propagation delay time, high to $low^{(2)}$	(1)	10 mV	10	μs
		$V_{CC+} = 2.7 \text{ V}, \text{ f} = 10 \text{ kHz}, \text{ C}_{L} = 50 \text{ pF}^{(1)}$	100 mV	4	
			10 mV	6	
	Description delegations have to bist (2)	$f = 10 \text{ kHz}, C_{L} = 50 \text{ pF}^{(1)}$	100 mV	4	_
t <sub>PLH</sub>	Propagation delay time, low to high <sup>(2)</sup>		10 mV	7	μs
		$V_{CC+} = 2.7 \text{ V}, \text{ f} = 10 \text{ kHz}, C_{L} = 50 \text{ pF}^{(1)}$	100 mV	4	


C<sub>L</sub> includes probe and jig capacitance.
 Input step voltage for propagation delay measurement is 2 V.





SLCS149B-AUGUST 2006-REVISED JANUARY 2007

#### **TYPICAL CHARACTERISTICS**






SLCS149B-AUGUST 2006-REVISED JANUARY 2007




#### **TYPICAL CHARACTERISTICS (continued)**




vs SUPPLY VOLTAGE 120 Positive Input = 0.1 V Negative Input = 0 V 100 80 T<sub>A</sub> = -40℃ 60


**OUTPUT SINKING CURRENT** 



OUTPUT VOLTAGE VS OUTPUT SOURCING CURRENT











SLCS149B-AUGUST 2006-REVISED JANUARY 2007

#### **TYPICAL CHARACTERISTICS (continued)**






OUTPUT VOLTAGE


VS OUTPUT SINKING CURRENT

## Response Time (t<sub>PLH</sub>) for Various Input Overdrives (V<sub>CC</sub> = 2.7 V)


100 mV

1 V per Division





2 μs per Division




2 µs per Division


### TLV7211, TLV7211A CMOS COMPARATORS WITH RAIL-TO-RAIL INPUT AND PUSH-PULL OUTPUT SLCS149B-AUGUST 2006-REVISED JANUARY 2007




**TYPICAL CHARACTERISTICS (continued)** 

Response Time ( $t_{PLH}$ ) for Various Input Overdrives ( $V_{CC} = 5 V$ )








2 µs per Division




2 µs per Division







 $2\,\mu s$  per Division



2 µs per Division

Submit Documentation Feedback



10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV7211AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7211AI	Samples
TLV7211AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YBNM	Samples
TLV7211AIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y8A	Samples
TLV7211AIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y8A	Samples
TLV7211AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7211AI	Samples
TLV7211ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY7211	Samples
TLV7211IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YBKM	Samples
TLV7211IDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7A	Samples
TLV7211IDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y7A	Samples
TLV7211IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY7211	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



10-Jun-2014

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7211AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV7211AIDCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TLV7211AIDCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TLV7211AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV7211IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV7211IDCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TLV7211IDCKT	SC70	DCK	6	250	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TLV7211IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Texas Instruments

www.ti.com

### PACKAGE MATERIALS INFORMATION

5-Jun-2014



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7211AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV7211AIDCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TLV7211AIDCKT	SC70	DCK	6	250	202.0	201.0	28.0
TLV7211AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV7211IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV7211IDCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TLV7211IDCKT	SC70	DCK	6	250	202.0	201.0	28.0
TLV7211IDR	SOIC	D	8	2500	340.5	338.1	20.6

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



### LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated