

# 120 mA, Current Sinking, 10-Bit, I<sup>2</sup>C<sup>®</sup> DAC

AD5821

#### **FEATURES**

120 mA current sink
Available in 3 × 3 array WLCSP package
2-wire (l²C-compatible) 1.8 V serial interface
10-bit resolution
Integrated current sense resistor
2.7 V to 5.5 V power supply
Guaranteed monotonic over all codes
Power-down to 0.5 μA typical
Internal reference
Ultralow noise preamplifier
Power-down function
Power-on reset

#### **CONSUMER APPLICATIONS**

Lens autofocus
Image stabilization
Optical zoom
Shutters
Iris/exposure
Neutral density (ND) filters
Lens covers
Camera phones
Digital still cameras
Camera modules
Digital video cameras/camcorders
Camera-enabled devices
Security cameras
Web/PC cameras

#### INDUSTRIAL APPLICATIONS

Heater controls
Fan controls
Cooler (Peltier) controls
Solenoid controls
Valve controls
Linear actuator controls
Light controls
Current loop controls

### **GENERAL DESCRIPTION**

The AD5821 is a single 10-bit digital-to-analog converter with 120 mA output current sink capability. It features an internal reference and operates from a single 2.7 V to 5.5 V supply. The DAC is controlled via a 2-wire ( $I^2$ C-compatible) serial interface that operates at clock rates up to 400 kHz.


The AD5821 incorporates a power-on reset circuit that ensures that the DAC output powers up to 0 V and remains there until a valid write takes place. It has a power-down feature that reduces the current consumption of the device to 1  $\mu A$  maximum.

The AD5821 is designed for autofocus, image stabilization, and optical zoom applications in camera phones, digital still cameras, and camcorders.

The AD5821 also has many industrial applications, such as controlling temperature, light, and movement, over the range of  $-40^{\circ}$ C to  $+85^{\circ}$ C without derating.

The I<sup>2</sup>C address for the AD5821 is 0x18.

## **FUNCTIONAL BLOCK DIAGRAM**



# **AD5821\* Product Page Quick Links**

Last Content Update: 11/01/2016

# Comparable Parts

View a parametric search of comparable parts

## Evaluation Kits

· AD5821 Evaluation Board

# Documentation <a>□</a>

## **Application Notes**

• AN-912: Driving a Center-Tapped Transformer with a Balanced Current-Output DAC

### **Data Sheet**

 AD5821: 120 mA, Current Sinking, 10-Bit, I<sup>2</sup>C DAC Data Sheet

# Software and Systems Requirements —

• AD5398 Regulator Current Sink DAC Linux Driver

## Reference Materials

### **Solutions Bulletins & Brochures**

• Digital to Analog Converters ICs Solutions Bulletin

# Design Resources <a> □</a>

- · AD5821 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

## Discussions <a>□</a>

View all AD5821 EngineerZone Discussions

# Sample and Buy 🖳

Visit the product page to see pricing options

# Technical Support -

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

# **TABLE OF CONTENTS**

Features
Consumer Applications
Industrial Applications
General Description1
Functional Block Diagram
Revision History
Specifications
AC Specifications4
Timing Specifications4
Absolute Maximum Ratings5
Pin Configuration and Function Descriptions6

Typical Teriormance Characteristics
Terminology1
Theory of Operation
Serial Interface
I <sup>2</sup> C Bus Operation
Data Format
Power Supply Bypassing and Grounding 1
Applications Information
Outline Dimensions
Ordering Guide

## **REVISION HISTORY**

1/07—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{DD} = 2.7 \ V \ to \ 5.5 \ V, AGND = DGND = 0 \ V, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MAX}, load \ resistance \ R_L = 25 \ \Omega \ connected \ to \ V_{DD}; all \ specifications \ T_{MIN} \ to \ T_{MIN} \ to$ unless otherwise noted.

Table 1.

	В	Versio	n¹		Test Conditions/Comments		
Parameter	Min	Тур	Max	Unit			
DC PERFORMANCE					$V_{DD} = 3.6 \text{ V}$ to 4.5 V; device operates over 2.7 V to 5.5 V		
					with reduced performance		
Resolution		10		Bits	117 μA/LSB		
Relative Accuracy <sup>2</sup>		±1.5	±4	LSB			
Differential Nonlinearity <sup>2, 3</sup>			±1	LSB	Guaranteed monotonic over all codes		
Zero-Code Error <sup>2, 4</sup>	0	1	5	mA	All 0s loaded to DAC		
Offset Error @ Code 16 <sup>2</sup>		0.5		mA			
Gain Error <sup>2</sup>			±0.6	% of FSR	@ 25°C		
Offset Error Drift <sup>4, 5</sup>		10		μΑ/°C			
Gain Error Drift <sup>2, 5</sup>		±0.2	±0.5	LSB/°C			
OUTPUT CHARACTERISTICS							
Minimum Sink Current <sup>4</sup>		3		mA			
Maximum Sink Current		120		mA			
Output Current During XSHUTDOWN		80		nA	XSHUTDOWN = 0		
Output Compliance <sup>5</sup>	0.6		$V_{\text{DD}}$	V	Output voltage range over which maximum 120 mA sink current is available		
Output Compliance <sup>5</sup>	0.48		$V_{\text{DD}}$	V	Output voltage range over which 90 mA sink current is available		
Power-Up Time		20		μs	To 10% of FS, coming out of power-down mode; $V_{DD} = 5 \text{ N}$		
LOGIC INPUTS (XSHUTDOWN) <sup>5</sup>							
Input Current			±1	μΑ			
Input Low Voltage, V <sub>INL</sub>			0.54	٧	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$		
Input High Voltage, VINH	1.3			٧	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$		
Pin Capacitance		3		pF			
LOGIC INPUTS (SCL, SDA) <sup>5</sup>							
Input Low Voltage, VINL	-0.3		+0.54	٧	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		
Input High Voltage, V <sub>INH</sub>	1.26		$V_{DD} + 0.3$	V	$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		
Input Low Voltage, VINL	-0.3		+0.54	٧	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$		
Input High Voltage, V <sub>INH</sub>	1.4		$V_{DD} + 0.3$	V	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$		
Input Leakage Current, IIN			±1	μΑ	$V_{IN} = 0 V \text{ to } V_{DD}$		
Input Hysteresis, V <sub>HYST</sub>	0.05 V <sub>DD</sub>			٧			
Digital Input Capacitance, C <sub>IN</sub>		6		pF			
Glitch Rejection <sup>6</sup>			50	ns	Pulse width of spike suppressed		
POWER REQUIREMENTS							
$V_{DD}$	2.7		5.5	V			
IDD (Normal Mode)					IDD specification is valid for all DAC codes		
$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		2.5	4	mA	$V_{INH} = 1.8 \text{ V}, V_{INL} = \text{GND}, V_{DD} = 3.6 \text{ V}$		
I <sub>DD</sub> (Power-Down Mode) <sup>7</sup>		0.5		μΑ	$V_{INH} = 1.8 \text{ V}, V_{INL} = \text{GND}$		

<sup>&</sup>lt;sup>1</sup> Temperature range is as follows: B Version = -30°C to +85°C. <sup>2</sup> See the Terminology section.

<sup>&</sup>lt;sup>3</sup> Linearity is tested using a reduced code range: Code 32 to Code 1023.

<sup>&</sup>lt;sup>4</sup> To achieve near zero output current, use the power-down feature.

<sup>&</sup>lt;sup>5</sup> Guaranteed by design and characterization; not production tested. XSHUTDOWN is active low. SDA and SCL pull-up resistors are tied to 1.8 V. <sup>6</sup> Input filtering on both the SCL and the SDA inputs suppresses noise spikes that are less than 50 ns. <sup>7</sup> XSHUTDOWN is active low.

## **AC SPECIFICATIONS**

 $V_{DD}$  = 2.7 V to 5.5 V, AGND = DGND = 0 V, load resistance  $R_L$  = 25  $\Omega$  connected to  $V_{DD}$ , unless otherwise noted.

Table 2.

	B Version <sup>1, 2</sup>			B Version <sup>1, 2</sup>			
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments		
Output Current Settling Time		250		μs	$V_{DD} = 3.6 \text{ V}$ , $R_L = 25 \Omega$ , $L_L = 680 \mu\text{H}$ , ¼ scale to ¾ scale change (0x100 to 0x300)		
Slew Rate		0.3		mA/μs			
Major Code Change Glitch Impulse		0.15		nA-s	1 LSB change around major carry		
Digital Feedthrough <sup>3</sup>		0.06		nA-s			

 $<sup>^{1}</sup>$  Temperature range is as follows: B Version =  $-40^{\circ}$ C to  $+85^{\circ}$ C.

### **TIMING SPECIFICATIONS**

 $V_{\text{DD}}$  = 2.7 V to 3.6 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.

Table 3.

	B Version		
Parameter <sup>1</sup>	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description
f <sub>SCL</sub>	400	kHz max	SCL clock frequency
$t_1$	2.5	μs min	SCL cycle time
$t_2$	0.6	μs min	t <sub>HIGH</sub> , SCL high time
t <sub>3</sub>	1.3	μs min	t <sub>LOW</sub> , SCL low time
t <sub>4</sub>	0.6	μs min	t <sub>HD, STA</sub> , start/repeated start condition hold time
<b>t</b> <sub>5</sub>	100	ns min	t <sub>SU, DAT</sub> , data setup time
t <sub>6</sub> <sup>2</sup>	0.9	μs max	t <sub>HD, DAT</sub> , data hold time
	0	μs min	
<b>t</b> <sub>7</sub>	0.6	μs min	t <sub>SU, STA</sub> , setup time for repeated start
t <sub>8</sub>	0.6	μs min	t <sub>SU, STO</sub> , stop condition setup time
<b>t</b> 9	1.3	μs min	tBUF, bus free time between a stop condition and a start condition
t <sub>10</sub>	300	ns max	t <sub>R</sub> , rise time of both SCL and SDA when receiving
	0	ns min	May be CMOS driven
t <sub>11</sub>	250	ns max	t <sub>F</sub> , fall time of SDA when receiving
	300	ns max	t <sub>F</sub> , fall time of both SCL and SDA when transmitting
	$20 + 0.1 C_B^3$	ns min	
Св	400	pF max	Capacitive load for each bus line

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization; not production tested.

 $<sup>^3</sup>$  C<sub>B</sub> is the total capacitance of one bus line in pF.  $t_R$  and  $t_F$  are measured between 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .




Figure 2. 2-Wire Serial Interface Timing Diagram

<sup>&</sup>lt;sup>2</sup> Guaranteed by design and characterization; not production tested.

<sup>&</sup>lt;sup>3</sup> See the Terminology section.

<sup>&</sup>lt;sup>2</sup> A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the Vinhmin of the SCL signal) to bridge the undefined region of the SCL falling edge.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Rating
V <sub>DD</sub> to AGND	-0.3 V to +5.5 V
V <sub>DD</sub> to DGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
AGND to DGND	-0.3 V to +0.3 V
SCL, SDA to DGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
XSHUTDOWN to DGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
I <sub>SINK</sub> to AGND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	
Industrial (B Version)	−30°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (T <sub>J MAX</sub> )	150°C
WLFCSP Power Dissipation	$(T_{J MAX} - T_{A})/\theta_{JA}$
θ <sub>JA</sub> Thermal Impedance <sup>1</sup>	
Mounted on 4-Layer Board	95°C/W
Lead Temperature, Soldering	
Maximum Peak Reflow Temperature <sup>2</sup>	260°C (±5°C)

 $<sup>^1</sup>$  To achieve the optimum  $\theta_{JA_7}$  it is recommended that the AD5821 be soldered on a 4-layer board.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> As per JEDEC J-STD-020C.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. 9-Ball WLCSP Pin Configuration

**Table 5. 9-Ball WLCSP Pin Function Description** 

	r	
Ball Number	Mnemonic	Description
A1	I <sub>SINK</sub>	Output Current Sink.
A2	NC	No Connection.
A3	XSHUTDOWN	Power-Down. Asynchronous power-down signal, active low.
B1	AGND	Analog Ground Pin.
B2	DGND	Digital Ground Pin.
B3	SDA	I <sup>2</sup> C Interface Signal.
C1	DGND	Digital Ground Pin.
C2	$V_{DD}$	Digital Supply Voltage.
C3	SCL	I <sup>2</sup> C Interface Signal.




Figure 4. Metallization Photo Dimensions shown in microns (μm)

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Typical INL vs. Code Plot




Figure 6. Typical DNL vs. Code Plot




Figure 7.  $\frac{1}{4}$  to  $\frac{3}{4}$  Scale Settling Time ( $V_{DD} = 3.6 \text{ V}$ )




Figure 8. Settling Time for a 4-LSB Step ( $V_{DD} = 3.6 V$ )




Figure 9. 0.1 Hz to 10 Hz Noise Plot ( $V_{DD} = 3.6 \text{ V}$ )




Figure 10. Sink Current vs. Code vs. Temperature ( $V_{DD} = 3.6 \text{ V}$ )




Figure 11. AC Power Supply Rejection ( $V_{DD} = 3.6 \text{ V}$ )




Figure 12. INL vs. Temperature vs. Supply Voltage




Figure 13. DNL vs. Temperature vs. Supply Voltage




Figure 14. Zero-Code Error vs. Supply Voltage vs. Temperature




Figure 15. Full-Scale Error vs. Temperature vs. Supply Voltage




Figure 16. SCL and SDA Logic High Level ( $V_{\rm INH}$ ) vs. Supply Voltage and Temperature




Figure 17. SCL and SDA Logic Low Level ( $V_{\it INL}$ ) vs. Supply Voltage and Temperature




Figure 18. XSHUTDOWN Logic High Level (V<sub>INH</sub>) vs. Supply Voltage and Temperature




Figure 19. DNL vs. XSHUTDOWN Logic Low Level ( $V_{\it INL}$ ) vs. Supply Voltage and Temperature

## **TERMINOLOGY**

## **Relative Accuracy**

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown in Figure 5.

#### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot is shown in Figure 6.

#### **Zero-Code Error**

Zero-code error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output is 0 mA. The zero-code error is always positive in the AD5821 because the output of the DAC cannot go below 0 mA. This is due to a combination of the offset errors in the DAC and output amplifier. Zero-code error is expressed in milliamperes (mA).

#### **Gain Error**

Gain error is a measurement of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed as a percent of the full-scale range.

#### **Gain Error Drift**

Gain error drift is a measurement of the change in gain error with changes in temperature. It is expressed in LSB/°C.

### Digital-to-Analog Glitch Impulse

This is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nanoamperes per second (nA-s) and is measured when the digital input code is changed by 1 LSB at the major carry transition.

## Digital Feedthrough

Digital feedthrough is a measurement of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but it is measured when the DAC output is not updated. It is specified in nanoamperes per second (nA-s) and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

#### Offset Error

Offset error is a measurement of the difference between  $I_{SINK}$  (actual) and  $I_{OUT}$  (ideal) in the linear region of the transfer function, expressed in milliamperes (mA). Offset error is measured on the AD5821 with Code 16 loaded into the DAC register.

### Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in microvolts per degree Celsius ( $\mu V/^{\circ}C$ ).

## THEORY OF OPERATION

The AD5821 is a fully integrated, 10-bit digital-to-analog converter (DAC) with 120 mA output current sink capability. It is intended for driving voice coil actuators in applications such as lens autofocus, image stabilization, and optical zoom. The circuit diagram is shown in Figure 20. A 10-bit current output DAC coupled with Resistor R generates the voltage that drives the noninverting input of the operational amplifier. This voltage also appears across the  $R_{\text{SENSE}}$  resistor and generates the sink current required to drive the voice coil.

Resistor R and Resistor R<sub>SENSE</sub> are interleaved and matched. Therefore, the temperature coefficient and any nonlinearities over temperature are matched, and the output drift over temperature is minimized. Diode D1 is an output protection diode.





Figure 20. Block Diagram Showing Connection to Voice Coil

## **SERIAL INTERFACE**

The AD5821 is controlled using the industry-standard  $I^2C$  2-wire serial protocol. Data can be written to or read from the DAC at data rates of up to 400 kHz. After a read operation, the contents of the input register are reset to all 0s.

## I<sup>2</sup>C BUS OPERATION

An  $I^2C$  bus operates with one or more master devices that generate the serial clock (SCL) and read and write data on the serial data line (SDA) to and from slave devices such as the AD5821. All devices on an  $I^2C$  bus have their SDA pin connected to the SDA line and their SCL pin connected to the SCL line of the master device.  $I^2C$  devices can only pull the bus lines low; pulling high is achieved by pull-up resistors,  $R_P$ . The value of  $R_P$  depends on the data rate, bus capacitance, and the maximum load current that the  $I^2C$  device can sink (3 mA for a standard device).



When the bus is idle, SCL and SDA are both high. The master device initiates a serial bus operation by generating a start condition, which is defined as a high-to-low transition on the SDA low while SCL is high. The slave device connected to the bus responds to the start condition and shifts in the next eight data bits under control of the serial clock. These eight data bits consist of a 7-bit address, plus a read/write  $(R/\overline{W})$  bit that is 0 if data is to be written to a device, and 1 if data is to be read from a device. Each slave device on an I<sup>2</sup>C bus must have a unique address. The address of the AD5821 is 0001100; however, 0001101, 0001110, and 0001111 address the part because the last two bits are unused/don't cares (see Figure 22 and Figure 23). Because the address plus the  $R/\overline{W}$  bit always equals eight bits of data, the write address of the AD5821 is 00011000 (0x18) and the read address is 00011001 (0x19) (see Figure 22 and Figure 23).

At the end of the address data, after the  $R/\overline{W}$  bit, the slave device that recognizes its own address responds by generating an acknowledge (ACK) condition. This is defined as the slave device pulling SDA low while SCL is low before the ninth clock pulse and keeping it low during the ninth clock pulse. Upon receiving ACK, the master device can clock data into the AD5821 in a write operation, or it can clock it out in a read operation. Data must change either during the low period of the clock (because SDA transitions during the high period define a start condition, as described previously), or during a stop condition, as described in the Data Format section.


I<sup>2</sup>C data is divided into blocks of eight bits, and the slave generates an ACK at the end of each block. Because the AD5821 requires 10 bits of data, two data-words must be written to it when a write operation occurs, or read from it when a read operation occurs. At the end of a read or write operation, the AD5821 acknowledges the second data byte. The master generates a stop condition, defined as a low-to-high transition on SDA while SCL is high, to end the transaction.

### **DATA FORMAT**

Data is written to the AD5821 high byte first, MSB first, and is shifted into the 16-bit input register. After all data is shifted in, data from the input register is transferred to the DAC register.

Because the DAC requires only 10 bits of data, not all bits of the input register data are used. The MSB is reserved for an active-high, software-controlled, power-down function. Bit 14 is unused; Bit 13 to Bit 4 correspond to the DAC data bits, Bit 9 to Bit 0. Bit 3 to Bit 0 are unused.

During a read operation, data is read in the same bit order.






Table 6. Data Format1

Serial Data-Words	High Byte								Low	Byte						
Serial Data Bits	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
Input Register	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
Function	XSHUTDOWN	Χ	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ

 $<sup>^{1}</sup>$  XSHUTDOWN = soft power-down; X = unused/don't care; and D9 to D0 = DAC data.

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in an application, it is beneficial to consider power supply and ground return layout on the PCB. The PCB for the AD5821 should have separate analog and digital power supply sections. Where shared AGND and DGND is necessary, the connection of grounds should be made at only one point, as close as possible to the AD5821.

Special attention should be paid to the layout of the AGND return path and, and it should be tracked between the voice coil motor and  $I_{\text{SINK}}$  to minimize any series resistance. Figure 24 shows the output current sink of the AD5821 and illustrates the importance of reducing the effective series impedance of AGND and the track resistance between the motor and  $I_{\text{SINK}}$ . The voice coil is modeled as Inductor  $L_{\text{C}}$  and Resistor  $R_{\text{C}}$ . The current through the voice coil is effectively a dc current that results in a voltage drop,  $V_{\text{C}}$ , when the AD5821 is sinking current. The effect of any series inductance is minimal.




Figure 24. Effect of PCB Trace Resistance and Inductance

When sinking the maximum current of 120 mA, the maximum voltage drop allowed across  $R_{\text{SENSE}}$  is 400 mV, and the minimum drain to source voltage of Q1 is 200 mV. This means that the AD5821 output has a compliance voltage of 600 mV. If  $V_{\text{DROP}}$  falls below 600 mV, the output transistor, Q1, can no longer operate properly and  $I_{\text{SINK}}$  may not be maintained as a constant.

When sinking 90 mA, the maximum voltage drop allowed across  $R_{\text{SENSE}}$  is 300 mV, and the minimum drain to source voltage of Q1 is 180 mV. This means that the AD5821 output has a compliance voltage of 480 mV. If  $V_{\text{DROP}}$  falls below 480 mV, the output transistor, Q1, can no longer operate properly and  $I_{\text{SINK}}$  may not be maintained as a constant. As  $I_{\text{SINK}}$  decreases, the voltage required across the transistor, Q1, also decreases and, therefore, lower supplies can be used with the voice coil motor.

As the current increases to 120 mA through the voice coil,  $V_{\rm C}$  increases.  $V_{\rm DROP}$  decreases and eventually approaches the minimum specified compliance voltage of 600 mV (or 480 mV, if  $I_{\rm SINK}=90$  mA). The ground return path is modeled by the components  $R_{\rm G}$  and  $L_{\rm G}$ . The track resistance between the voice coil and the AD5821 is modeled as  $R_{\rm T}$ . The inductive effects of  $L_{\rm G}$  influence  $R_{\rm SENSE}$  and  $R_{\rm C}$  equally, and because the current is maintained as a constant, it is not as critical as the purely resistive component of the ground return path. When the maximum sink current is flowing through the motor, the resistive elements,  $R_{\rm T}$  and  $R_{\rm G}$ , may have an impact on the voltage headroom of Q1 and could, in turn, limit the maximum value of  $R_{\rm C}$  because of voltage compliance.

For example, if

 $V_{BATTERY} = 3.6 \text{ V}$ 

 $R_G = 0.5 \Omega$ 

 $R_T = 0.5 \Omega$ 

 $I_{SINK} = 120 \text{ mA}$ 

 $V_{DROP} = 600 \text{ mV}$  (the compliance voltage)

Then the largest value of resistance of the voice coil, R<sub>C</sub>, is

$$R_C = \frac{V_{BAT} - [V_{DROP} + (I_{SINK} \times R_T) + (I_{SINK} \times R_G)]}{I_{SINK}} =$$

$$\frac{3.6 \text{ V} - [600 \text{ mV} + 2 \times (120 \text{ mA} \times 0.5 \Omega)]}{120 \text{ mA}} = 24 \Omega$$

Using another example, if

 $V_{\text{BATTERY}} = 3.6 \text{ V}$ 

 $R_G = 0.5 \Omega$ 

 $R_T = 0.5 \Omega$ 

 $I_{\text{SINK}} = 90 \text{ mA}$ 

 $V_{DROP} = 480 \text{ mV}$  (the compliance voltage specification at 90 mA)

Then the largest value of resistance of the voice coil, R<sub>C</sub>, is

$$R_C = \frac{V_{BAT} - [V_{DROP} + (I_{SINK} \times R_T) + (I_{SINK} \times R_G)]}{I_{SINK}} =$$

$$\frac{3.6\,\text{V} - [480\,\text{mV} + 2 \times (90\,\text{mA} \times 0.5\,\Omega)]}{90\,\text{mA}} = 33.66\,\Omega$$

For this reason, it is important to minimize any series impedance on both the ground return path and interconnect between the AD5821 and the motor. It is also important to note that for lower values of  $I_{\text{SINK}}$ , the compliance voltage of the output stage also decreases. This decrease allows the user to either use voice coil motors with high resistance values or decrease the power supply voltage on the voice coil motor. The compliance voltage decreases as the  $I_{\text{SINK}}$  current decreases.

The power supply of the AD5821, or the regulator used to supply the AD5821, should be decoupled. Best practice power supply decoupling recommends that the power supply be decoupled with a 10  $\mu F$  capacitor. Ideally, this 10  $\mu F$  capacitor should be of a tantalum bead type. However, if the power supply or regulator supply is well regulated and clean, such decoupling may not be required. The AD5821 should be decoupled locally with a 0.1  $\mu F$  ceramic capacitor, and this 0.1  $\mu F$  capacitor should be located as close as possible to the  $V_{DD}$  pin. The 0.1  $\mu F$  capacitor should be ceramic with a low effective series resistance and effective series inductance. The 0.1  $\mu F$  capacitor provides a low impedance path to ground for high transient currents.

The power supply line should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals, if possible. When traces cross on opposite sides of the board, they should run at right angles to each other to reduce feedthrough effects through the board. The best technique is to use a multilayer board with ground and power planes, where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

## APPLICATIONS INFORMATION

The AD5821 is designed to drive both spring-preloaded and nonspring linear motors used in applications such as lens autofocus, image stabilization, or optical zoom. The operation principle of the spring-preloaded motor is that the lens position is controlled by the balancing of a voice coil and spring. Figure 25 shows the transfer curve of a typical spring-preloaded linear motor for autofocus. The key points of this transfer function are displacement or stroke, which is the actual distance the lens moves in millimeters (mm) and the current through the motor, measured in milliamps (mA).

A start current is associated with spring-preloaded linear motors, which is a threshold current that must be exceeded for any displacement in the lens to occur. The start current is usually 20 mA or greater; the rated stroke or displacement is usually 0.25 mm to 0.4 mm; and the slope of the transfer curve is approximately 10  $\mu$ m/mA or less.

The AD5821 is designed to sink up to 120 mA, which is more than adequate for available commercial linear motors or voice coils. Another factor that makes the AD5821 the ideal solution for these applications is the monotonicity of the device, ensuring that lens positioning is repeatable for the application of a given digital word.

Figure 26 shows a typical application circuit for the AD5821.




Figure 25. Spring-Preloaded Voice Coil Stroke vs. Sink Current




Figure 26. Typical Application Circuit

# **OUTLINE DIMENSIONS**




Figure 27. 9-Ball Wafer Level Chip Scale Package [WLCSP] (CB-9-1) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
AD5821BCBZ-REEL7 <sup>1</sup>	-40°C to +85°C	9-Ball Wafer Level Chip Scale Package (WLCSP)	CB-9-1	D82
AD5821BCBZ-REEL <sup>1</sup>	-40°C to +85°C	9-Ball Wafer Level Chip Scale Package (WLCSP)	CB-9-1	D82
AD5821-WAFER	-40°C to +85°C	Bare Die Wafer		
AD5821D-WAFER	-40°C to +85°C	Bare Die Wafer on Film		
EVAL-AD5821EBZ <sup>1</sup>		Evaluation Board		

 $<sup>^{1}</sup>$  Z = Pb-free part.

AD5821		
NOTES		

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

