# Dual Channel 12-Bit 900Msps Analog-to-Digital Converter 

Check for Samples: ADS5409

## FEATURES

- Dual Channel
- 12-Bit Resolution
- Maximum Clock Rate: 900 Msps
- Low Swing Full-Scale Input: 1.0 Vpp
- Analog Input Buffer with High Impedance Input
- Input Bandwidth (3dB): $>1.2 \mathrm{GHz}$
- Data Output Interface: DDR LVDS
- Optional 2x Decimation with Low Pass or High Pass Filter
- 196-Pin BGA Package (12x12mm)
- KEY SPECIFICATIONS
- Power Dissipation: 1.1W/ch
- Spectral Performance at $\mathrm{f}_{\mathrm{in}}=\mathbf{2 3 0} \mathbf{~ M H z ~ I F}$
- SNR: 61.0 dBFS
- SFDR: 76 dBc
- Spectral Performance at $\mathrm{f}_{\text {in }}=\mathbf{7 0 0} \mathrm{MHz}$ IF
- SNR: 59.4 dBFS
- SFDR: 70 dBc


## APPLICATIONS

- Test and Measurement Instrumentation
- Ultra-Wide Band Software Defined Radio
- Data Acquisition
- Power Amplifier Linearization
- Signal Intelligence and Jamming
- Radar and Satellite Systems
- Microwave Receivers
- Cable Infrastructure
- Non-Destructive Testing


## DESCRIPTION

The ADS5409 is a high linearity dual channel 12-bit, 900 Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a high-impedance input. Optionally the output data can be decimated by two. Designed for high SFDR, the ADC has low-noise performance and outstanding spurious-free dynamic range over a large input-frequency range. The device is available in a 196pin BGA package and is specified over the full industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$ ).


| Device Part No. | Number of <br> Channels | Speed Grade |
| :---: | :---: | :---: |
| ADS5402 | 2 | 800 Msps |
| ADS5401 | 1 | 800 Msps |
| ADS5404 | 2 | 500 Msps |
| ADS5403 | 1 | 500 Msps |
| ADS5407 | 2 | 500 Msps |
| ADS5409 | 2 | 900 Msps |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DETAILED BLOCK DIAGRAM


Figure 1. Detailed Block Diagram

## PINOUT INFORMATION

|  | A | B | c | D | E | F | G | H | J | K | L | M | N | P |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14 | VREF | VCM | GND | INB_N | INB_P | GND | AVDDC | AVDDC | GND | INA_P | INA_N | GND | GND | CLKINP | 14 |
| 13 | SDENB | TEST MODE | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | CLKINN | 13 |
| 12 | SCLK | $\underset{\mathrm{B}}{\mathrm{SRESET}}$ | GND | AVDD33 | AVDD33 | AVDD33 | AVDD33 | AVDD33 | AVDD33 | AVDD33 | AVDD33 | GND | AVDD33 | AVDD33 | 12 |
| 11 | SDIO | ENABLE | GND | AVDD18 | AVDD18 | AVDD18 | AVDD18 | AVDD18 | AVDD18 | AVDD18 | AVDD18 | GND | AVDD18 | AVDD18 | 11 |
| 10 | SDO | IOVDD | GND | AVDD18 | GND | GND | GND | GND | GND | GND | AVDD18 | GND | NC | NC | 10 |
| 9 | DVDD | DVDD | GND | GND | GND | GND | GND | GND | GND | GND | GND | GND | SYNCN | SYNCP | 9 |
| 8 | DVDD | DVDD | DVDD | DVDD | GND | GND | GND | GND | GND | GND | DVDD | DVDD | DVDD | DVDD | 8 |
| 7 | DBON | DBOP | DVDD LVDS | DVDD LVDS | GND | GND | GND | GND | GND | GND | DVDD LVDS | $\begin{aligned} & \text { DVDD } \\ & \text { LVDS } \end{aligned}$ | NC | NC | 7 |
| 6 | DB1N | DB1P | $\begin{aligned} & \text { DVDD } \\ & \text { LVDS } \end{aligned}$ | $\begin{aligned} & \text { DVDD } \\ & \text { LVDS } \end{aligned}$ | GND | GND | GND | GND | GND | GND | DVDD LVDS | $\begin{aligned} & \text { DVDD } \\ & \text { LVDS } \end{aligned}$ | NC | NC | 6 |
| 5 | DB2N | DB2P | OVRBN | OVRBP | GND | GND | GND | GND | GND | GND | OVRAN | OVRAP | SYNC OUTN | SYNC OUTP | 5 |
| 4 | DB3N | DB3P | DB8P | DB10P | NC | NC | NC | DAOP | DA2P | DA4P | DA6P | DA8P | NC | NC | 4 |
| 3 | DB4N | DB4P | DB8N | DB10N | NC | NC | NC | DAON | DA2N | DA4N | DA6N | DA8N | DA11N | DA11P | 3 |
| 2 | DB5N | DB5P | DB7P | DB9P | DB11P | SYNC OUTP | DBCLKP | DACLKP | DA1P | DA3P | DA5P | DA7P | DA10N | DA10P | 2 |
| 1 | DB6N | DB6P | DB7N | DB9N | DB11N | SYNC OUTN | DBCLKN | DACLKN | DA1N | DA3N | DA5N | DA7N | DA9N | DA9P | 1 |
|  | A | B | c | D | E | F | G | H | J | K | L | M | N | P |  |

Figure 2. Pinout in DDR output mode (top down view)

PIN ASSIGNMENTS

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NUMBER |  |  |
| INPUT/REFERENCE |  |  |  |
| INA_P/N | K14, L14 | 1 | Analog ADC A differential input signal. |
| INB_P/N | E14, D14 | I | Analog ADC B differential input signal. |
| VCM | B14 | O | Output of the analog input common mode (nominally 1.9 V ). A $0.1 \mu \mathrm{~F}$ capacitor to AGND is recommended. |
| VREF | A14 | O | Reference voltage output ( 2 V nominal). A $0.1 \mu \mathrm{~F}$ capacitor to AGND is recommended, but not required. |
| CLOCK/SYNC |  |  |  |
| CLKINP/N | P14, P13 | 1 | Differential input clock |
| SYNCP/N | P9, N9 | 1 | Synchronization input. Inactive if logic low. When clocked in a high state initially, this is used for resetting internal clocks and digital logic and starting the SYNCOUT signal. Internal $100 \Omega$ termination. |
| CONTROL/SERIAL |  |  |  |
| SRESET | B12 | I | Serial interface reset input. Active low. Initialized internal registers during high to low transition. Asynchronous. Internal 50k $\Omega$ pull up resistor to IOVDD. |

PIN ASSIGNMENTS (continued)

| PIN <br> NAME |  | NUMBER |  | I/O |
| :--- | :---: | :---: | :--- | :--- |

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGELEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | $\begin{gathered} \text { ECO } \\ \text { PLAN }^{(2)} \end{gathered}$ | LEAD/ BALL FINISH | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5409 | 196-BGA | ZAY | -40C to 85C | $\begin{gathered} \text { GREEN } \\ \text { (RoHS \& no } \\ \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ |  | ADS5409I | ADS5409IZAY | Tray |
|  |  |  |  |  |  |  | ADS5409IZAYR | Tape and Reel |

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | VALUE |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| Supply voltage range, AVDD33 |  | -0.5 | 4 | V |
| Supply voltage range, AVDDC |  | -0.5 | 2.3 | V |
| Supply voltage range, AVDD18 |  | -0.5 | 2.3 | V |
| Supply voltage range, DVDD |  | -0.5 | 2.3 | V |
| Supply voltage range, DVDDLVDS |  | -0.5 | 2.3 | V |
| Supply voltage range, IOVDD |  | -0.5 | 4 | V |
| Voltage applied to input pins | INA/B_P, INA/B_N | -0.5 | AVDD33 + 0.5 | V |
|  | CLKINP, CLKINN | -0.5 | AVDDC + 0.5 | V |
|  | SYNCP, SYNCN | -0.5 | AVDD33 + 0.5 | V |
|  | SRESET, SDENB, SCLK, SDIO, SDO, ENABLE | -0.5 | IOVDD + 0.5 | V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating junction temperature range, $\mathrm{T}_{J}$ |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD, Human Body Model |  |  | 2 | kV |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## THERMAL INFORMATION

| THERMAL METRIC ${ }^{(1)}$ |  | ADS5409 | UNITS |
| :---: | :---: | :---: | :---: |
|  |  | nFBGA |  |
|  |  | 196 PINS |  |
| $\theta_{\text {JA }}$ | Junction-to-ambient thermal resistance ${ }^{(2)}$ | 37.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JCtop }}$ | Junction-to-case (top) thermal resistance ${ }^{(3)}$ | 6.8 |  |
| $\theta_{\mathrm{JB}}$ | Junction-to-board thermal resistance ${ }^{(4)}$ | 16.8 |  |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter ${ }^{(5)}$ | 0.2 |  |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter ${ }^{(6)}$ | 16.4 |  |
| $\theta_{\text {JCbot }}$ | Junction-to-case (bottom) thermal resistance ${ }^{(7)}$ | N/A |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, $\Psi_{J T}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{\mathrm{JA}}$, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, $\Psi_{\mathrm{JB}}$, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $\theta_{\mathrm{JA}}$, using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

(1) Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.

## ELECTRICAL CHARACTERISTICS

Typical values at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}$, $\mathrm{AVDDC} / \mathrm{AVDD18/DVDD/DVDDLVDS/IOVDD}=1.8 \mathrm{~V}$, -1 dBFS differential input (unless otherwise noted).

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ADC Clock Frequency |  | 100 | 900 | MSPS |
| Resolution |  | 12 |  | Bits |
| SUPPLY |  |  |  |  |
| AVDD33 |  | $3.15 \quad 3.3$ | 3.45 | V |
| AVDDC, AVDD18, DVDD, DVDDLVDS |  | 1.71 .8 | 1.9 | V |
| IOVDD |  | 1.71 .8 | 3.45 | V |
| POWER SUPPLY |  |  |  |  |
| I ${ }_{\text {AVDD33 }}$ 3.3V Analog supply current |  | 325 | 365 | mA |
| $\mathrm{I}_{\text {AVDD18 }}$ 1.8V Analog supply current |  | 106 | 120 | mA |
| I ${ }_{\text {AVDDC }}$ 1.8V Clock supply current |  | 46 | 60 | mA |
| I ${ }_{\text {DVDD }}$ 1.8V Digital supply current | Auto Correction Enabled | 370 | 420 | mA |
| I DVDD 1.8 V Digital supply current | Auto Correction Disabled | 214 |  | mA |
| I DVDD 1.8 V Digital supply current | Auto Correction Disabled, decimation filter enabled | 254 |  | mA |
| IDVDDLVDS 1.8 V LVDS supply current |  | 150 | 170 | mA |
| liovdd 1.8 V I/O Voltage supply current |  | 1 | 2 | mA |
| $\mathrm{P}_{\text {dis }} \quad$ Total power dissipation | Auto Correction Enabled, decimation filter disabled | 2.27 | 2.6 | W |
| $\mathrm{P}_{\text {dis }} \quad$ Total power dissipation | Auto Correction Disabled, decimation filter disabled | 1.9 |  | W |
| PSRR | 250 kHz to 500 MHz | 40 |  | dB |
| Shut-down power dissipation |  | 7 |  | mW |
| Shut-down wake up time |  | 2.5 |  | ms |
| Standby power dissipation |  | 7 |  | mW |
| Standby wake up time |  | 100 |  | $\mu \mathrm{s}$ |
| Deep-sleep mode power dissipation | Auto correction disabled | 435 |  | mW |
|  | Auto correction enabled | 570 |  | mW |
| Deep-sleep mode wakeup time |  | 20 |  | $\mu \mathrm{s}$ |
| Light-sleep mode power dissipation | Auto correction disabled | 770 |  | mW |
|  | Auto correction enabled | 900 |  | mW |
| Light-sleep mode wakeup time |  | 2 |  | $\mu \mathrm{s}$ | INSTRUMENTS

## ELECTRICAL CHARACTERISTICS

Typical values at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}, \mathrm{AVDD} / \mathrm{DRVDD} / I O V D D=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input (unless otherwise noted).

| PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |
| Differential input full-scale |  | 1.0 | 1.25 | Vpp |
| Input common mode voltage |  | $1.9 \pm 0.1$ |  | V |
| Input resistance | Differential at DC | 1 |  | k $\Omega$ |
| Input capacitance | Each input to GND | 2 |  | pF |
| VCM common mode voltage output |  | 1.9 |  | V |
| Analog input bandwidth (3dB) |  | 1200 |  | MHz |
| DYNAMIC ACCURACY |  |  |  |  |
| Offset Error | Auto Correction Disabled | $-20 \pm 6$ | 20 | mV |
|  | Auto Correction Enabled | -1 0 | 1 | mV |
| Offset temperature coefficient |  | -10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain error |  | -10 $\pm 2$ | 10 | \%FS |
| Gain temperature coefficient |  | 0.003 |  | \%FS/ ${ }^{\circ} \mathrm{C}$ |
| Differential nonlinearity | $\mathrm{fiN}_{\text {I }}=230 \mathrm{MHz}$ | -1 $\pm 0.8$ | 2 | LSB |
| Integral nonlinearity | $\mathrm{fiN}^{\text {I }}=230 \mathrm{MHz}$ | -10 $\pm 0.5$ | 10 | LSB |
| CLOCK INPUT |  |  |  |  |
| Input clock frequency |  | 100 | 900 | MHz |
| Input clock amplitude |  | 2 |  | Vpp |
| Input clock duty cycle |  | $40 \quad 50$ | 60 | \% |
| Internal clock biasing |  | 0.9 |  | V |

## ELECTRICAL CHARACTERISTICS

Typical values at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}, \mathrm{AVDDC} / \mathrm{AVDD18/DVDD/DVDDLVDS/IOVDD}=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Auto Correction |  |  | Enabled |  |  | Disabled |  | Vpp |
| DYNAMIC AC CHARACTERISTICS ${ }^{(1)}$ |  |  |  |  |  |  |  |  |
| SNR | Signal to Noise Ratio (excluding Fs/2-Fin spur) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 61.5 |  | 61.5 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 61.5 |  | 61.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 58 | 61.0 |  | 61.0 |  |  |
|  |  | $\mathrm{fin}_{\mathrm{IN}}=400 \mathrm{MHz}$ |  | 60.2 |  | 60.3 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=700 \mathrm{MHz}$ |  | 59.4 |  | 59.8 |  |  |
| HD2,3 | Second and third harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 78 |  | 81 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 77 |  | 80 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 65 | 77 |  | 77 |  |  |
|  |  | $\mathrm{fin}^{\text {IN }}=400 \mathrm{MHz}$ |  | 71 |  | 72 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=700 \mathrm{MHz}$ |  | 75 |  | 76 |  |  |
| Non HD2,3 | Spur Free Dynamic Range (excluding second and third harmonic distortion and Fs/2 - $\mathrm{F}_{\mathrm{IN}}$ spur) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 78 |  | 78 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 79 |  | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 65 | 79 |  | 79 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ |  | 76 |  | 76 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=700 \mathrm{MHz}$ |  | 72 |  | 77 |  |  |
| IL | Fs/2-Fin interleaving spur | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 88 |  | 80 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 80 |  | 77 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 63 | 76 |  | 71 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ |  | 72 |  | 68 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=700 \mathrm{MHz}$ |  | 70 |  | 66 |  |  |
| SINAD | Signal to noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 61.3 |  | 61.3 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 61.2 |  | 61.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 56 | 60.9 |  | 60.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ |  | 59.7 |  | 59.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=700 \mathrm{MHz}$ |  | 59.2 |  | 59.5 |  |  |
| THD | Total Harmonic Distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 74 |  | 74 |  | dBc |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 73 |  | 74 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 63 | 75 |  | 74 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=400 \mathrm{MHz}$ |  | 68 |  | 68 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=700 \mathrm{MHz}$ |  | 72 |  | 72 |  |  |
| IMD3 | Inter modulation distortion | $\begin{aligned} & \mathrm{F}_{\text {in }}=229.5 \text { and } 230.5 \mathrm{MHz}, \\ & -7 \mathrm{dBFS} \end{aligned}$ |  | 79 |  | 77 |  | dBFS |
|  |  | $\begin{aligned} & \mathrm{F}_{\text {in }}=649.5 \text { and } 650.5 \mathrm{MHz}, \\ & -7 \mathrm{dBFS} \end{aligned}$ |  | 73 |  | 71 |  |  |
|  | Crosstalk |  |  | 90 |  | 90 |  | dB |
| ENOB | Effective number of bits | $\mathrm{fiN}_{\text {I }}=230 \mathrm{MHz}$ |  | 9.8 |  | 9.8 |  | Bit |

(1) SFDR and SNR calculations do not include the DC or Fs/2 bins when Auto Correction is disabled.

## ELECTRICAL CHARACTERISTICS

Typical values at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}, \mathrm{AVDDC} / \mathrm{AVDD18/DVDD/DVDDLVDS/IOVDD}=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input (unless otherwise noted).

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVER-DRIVE RECOVERY ERROR |  |  |  |  |  |  |
|  | Input overload recovery | Recovery to within $5 \%$ (of final value) for 6 dB overload with sine wave input |  | 2 |  | Output Clock |
| SAMPLE TIMING CHARACTERISTICS |  |  |  |  |  |  |
| rms | Aperture Jitter | Sample uncertainty |  | 100 |  | fs rms |
| Data Latency |  | ADC sample to digital output, auto correction disabled |  | 38 |  | Clock Cycles |
|  |  | ADC sample to digital output, auto correction enabled |  | 50 |  |  |
|  |  | ADC sample to digital output, Decimation filter enabled, Auto correction disabled |  | 74 |  | Sampling Clock Cycles |
|  | Over-range Latency | ADC sample to over-range output |  | 12 |  | Clock Cycles |

## ELECTRICAL CHARACTERISTICS

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD33 $=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS - SRESET, SCLK, SDENB, SDIO, ENABLE |  |  |  |  |  |
| High-level input voltage | All digital inputs support 1.8 V and 3.3 V logic levels. | $\begin{array}{r} 0.7 x \\ \text { IOVDD } \end{array}$ |  |  | V |
| Low-level input voltage |  |  |  | $\begin{array}{r} 0.3 x \\ \text { IOVDD } \end{array}$ | V |
| High-level input current |  | -50 |  | 200 | $\mu \mathrm{A}$ |
| Low-level input current |  | -50 |  | 50 | $\mu \mathrm{A}$ |
| Input capacitance |  | 5 |  |  | pF |
| DIGITAL OUTPUTS - SDO |  |  |  |  |  |
| High-level output voltage | lload $=-100 \mu \mathrm{~A}$ | $\begin{array}{r} \text { IOVDD - } \\ 0.2 \end{array}$ |  |  | V |
|  | lload $=-2 \mathrm{~mA}$ | $\begin{array}{r} 0.8 x \\ \text { IOVDD } \end{array}$ |  |  |  |
| Low-level output voltage | lload $=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |
|  | lload $=2 \mathrm{~mA}$ |  |  | $\begin{aligned} & 0.22 x \\ & \text { IOVDD } \end{aligned}$ |  |
| DIGITAL INPUTS - SYNCP/N |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }} \quad$ Differential input voltage |  | 250 | 350 | 450 | mV |
| $\mathrm{V}_{\text {CM }} \quad$ Input common mode voltage |  | 1.125 | 1.2 | 1.375 | V |
| $\mathrm{t}_{\text {SU }}$ |  | 500 |  |  | ps |
| DIGITAL OUTPUTS - DA[11:0]P/N, DACLKP/N, OVRAP/N, SYNCOUTP/N, DB[11:0]P/N, DBCLKP/N, OVRBP/N |  |  |  |  |  |
| $\mathrm{V}_{\text {OD }} \quad$ Output differential voltage | lout $=3.5 \mathrm{~mA}$ | 250 | 350 | 450 | mV |
| $\mathrm{V}_{\text {OCM }}$ Output common mode voltage | lout $=3.5 \mathrm{~mA}$ | 1.125 | 1.25 | 1.375 | V |
| $\mathrm{t}_{\text {su }}$ | $\mathrm{F}_{\mathrm{s}}=900 \mathrm{Msps}$, Data valid to zero-crossing of DACLK, DBCLK | 230 | 336 |  | ps |
| $t_{n}$ | $\mathrm{F}_{\mathrm{S}}=900 \mathrm{Msps}$, Zero-crossing of DACLK, DBCLK to data becoming invalid | 230 | 380 |  | ps |
| $t_{\text {PD }}$ | $\mathrm{F}_{\mathrm{s}}=900 \mathrm{Msps}$, CLKIN falling edge to DACLK, DBCLK rising edge | 3.36 | 3.69 | 3.92 | ns |
| $\mathrm{t}_{\text {RISE }}$ | 10\% - 90\% | 100 | 150 | 200 | ps |
| $\mathrm{t}_{\text {FALL }}$ | 90\% - 10\% | 100 | 150 | 200 | ps |



Figure 3. Timing Diagram for 12-bit DDR Output

TYPICAL CHARACTERISTICS
Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}, \mathrm{AVDDC} / \mathrm{AVDD18/DVDD/DVDDLVDS/IOVDD}=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.


## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.


Figure 10.


Figure 12.


Figure 14.


Figure 11.


Figure 13.


Figure 15.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, AVDD33 $=3.3 \mathrm{~V}, \mathrm{AVDDC} / \mathrm{AVDD18/DVDD/DVDDLVDS/IOVDD}=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.


Figure 16.

Tow Tone Performance Across Input Amplitude



Figure 18.


Figure 20.


Figure 17.


Figure 19.


Figure 21.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 33=3.3 \mathrm{~V}, \mathrm{AVDDC} / \mathrm{AVDD18/DVDD} / \mathrm{DVDDLVDS} / I O V D D=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.


Figure 22.


Figure 24.


Figure 26.


Figure 23.


Figure 25.


Figure 27.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}$, ADC sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.


Figure 28.


Figure 30.


Figure 29.


Figure 31.


Figure 32.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.

SFDR Across Input and Sampling Frequencies (auto on)


Figure 33.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.

SFDR Across Input and Sampling Frequencies (auto off)


Figure 34.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.

SNR Across Input and Sampling Frequencies (auto on)


Figure 35.

## TYPICAL CHARACTERISTICS (continued)

Typical values at $\mathrm{TA}=+25^{\circ} \mathrm{C}$, full temperature range is $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=+85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=900 \mathrm{Msps}, 50 \%$ clock duty cycle, $\operatorname{AVDD} 33=3.3 \mathrm{~V}$, AVDDC/AVDD18/DVDD/DVDDLVDS/IOVDD $=1.8 \mathrm{~V},-1 \mathrm{dBFS}$ differential input, unless otherwise noted.

SNR Across Input and Sampling Frequencies (auto on)


Figure 36.

## DESCRIPTION

## POWER DOWN MODES

The ADS5409 can be configured via SPI write (address x37) to a stand-by, light or deep sleep power mode which is controlled by the ENABLE pin. The sleep modes are active when the ENABLE pin goes low. Different internal functions stay powered up which results in different power consumption and wake up time between the two sleep modes.

| Sleep mode | Wake up time | Power Consumption Auto <br> correction disabled | Power Consumption Auto <br> correction enabled |
| :---: | :---: | :---: | :---: |
| Complete Shut Down | 2.5 ms | 7 mW | 7 mW |
| Stand-by | $100 \mu \mathrm{~s}$ | 7 mW | 7 mW |
| Deep Sleep | $20 \mu \mathrm{~s}$ | 435 mW | 570 mW |
| Light Sleep | $2 \mu \mathrm{~s}$ | 770 mW | 900 mW |

## TEST PATTERN OUTPUT

The ADS5409 can be configured to output different test patterns that can be used to verify the digital interface is connected and working properly. To enable the test pattern mode, the high performance mode 1 has to be disabled first via SPI register write. Then different test patterns can be selected by configuring registers x3C, x3D and $\times 3 \mathrm{E}$. All three registers must be configured for the test pattern to work properly.
First set HP1 $=0$ (Addr 0x01, D01)

| Register Address | All 0s | All 1s | Toggle (0xAAA => 0x555) | Toggle (0xFFF => 0x000) |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 3 \mathrm{C}$ | $0 \times 8000$ | $0 \times B F F C$ | $0 \times 9554$ | $0 \times \mathrm{BFFC}$ |
| $0 \times 3 \mathrm{D}$ | $0 \times 0000$ | $0 \times 3 F F C$ | $0 \times 2 A A 8$ | $0 \times 0000$ |
| $0 \times 3 \mathrm{E}$ | $0 \times 0000$ | $0 \times 3 F F C$ | $0 \times 1554$ | $0 \times 3 F F C$ |


| Register Address | Custom Pattern |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| x3C | 1 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 |
| $\times 3 \mathrm{D}$ | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
| x3E | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |

For normal operation, set HP1 = 1 (Addr 0x01, D01) and $0 \times 3 \mathrm{C}, 0 \times 3 \mathrm{D}, 0 \times 3 \mathrm{E}$ all to 0 .

## CLOCK INPUT

The ADS5409 clock input can be driven differentially with a sine wave, LVPECL or LVDS source with little or no difference in performance. The common mode voltage of the clock input is set to 0.9 V using internal $2 \mathrm{k} \Omega$ resistors. This allows for AC coupling of the clock inputs. The termination resistors should be placed as close as possible to the clock inputs in order to minimize signal reflections and jitter degradation.


Recommended differential clock driving circuit

Figure 37. Recommended Differential Clock Driving Circuit

## SNR AND CLOCK JITTER

The signal to noise ratio of the ADC is limited by three different factors: the quantization noise is typically not noticeable in pipeline converters and is 74 dB for a 12bit ADC. The thermal noise limits the SNR at low input frequencies while the clock jitter sets the SNR for higher input frequencies.

$$
\begin{equation*}
\mathrm{SNR}_{\mathrm{ADC}}[\mathrm{dBc}]=-20 \times \log \sqrt{\left(10-\frac{\mathrm{SNR}_{\text {Quantization_Noise }}}{20}\right)^{2}+\left(10-\frac{\mathrm{SNR}_{\text {ThermalNoise }}}{20}\right)^{2}+\left(10-\frac{\mathrm{SNR}_{\text {jitter }}}{20}\right)^{2}} \tag{1}
\end{equation*}
$$

The SNR limitation due to sample clock jitter can be calculated as following:

$$
\begin{equation*}
\mathrm{SNR}_{\text {jiter }}[\mathrm{dBc}]=-20 \times \log \left(2 \pi \times \mathrm{f}_{\mathrm{N}} \times \mathrm{t}_{\text {jiter }}\right) \tag{2}
\end{equation*}
$$

The total clock jitter (TJitter) has three components - the internal aperture jitter (100fs for ADS5409) which is set by the noise of the clock input buffer, the external clock jitter and the jitter from the analog input signal. It can be calculated as following:

$$
\begin{equation*}
T_{\text {Jitter }}=\sqrt{\left(\mathrm{T}_{\text {jitter,Ext.Clock_Input }}\right)^{2}+\left(\mathrm{T}_{\text {Aperture_ADC }}\right)^{2}} \tag{3}
\end{equation*}
$$

External clock jitter can be minimized by using high quality clock sources and jitter cleaners as well as bandpass filters at the clock input while a faster clock slew rate improves the ADC aperture jitter.
The ADS5409 has a thermal noise of 61.5 dBFS and internal aperture jitter of 100fs. The SNR depending on amount of external jitter for different input frequencies is shown in the following figure.


## ANALOG INPUTS

The ADS5409 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source which enables great flexibility in the external analog filter design as well as excellent $50 \Omega$ matching for RF applications. The buffer also helps to isolate the external driving circuit from the internal switching currents of the sampling circuit which results in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to 1.9 V using $500 \Omega$ resistors which allows for AC coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.25 V ) and (VCM -0.25 V ), resulting in a 1.0 Vpp (default) differential input swing. The input sampling circuit has a 3 dB bandwidth that extends up to 1.2 GHz .


## OVER-RANGE INDICATION

The ADS5409 provides a fast over-range indication on the OVRA/B pins. The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and it gets presented after just 12 clock cycles enabling a quicker reaction to an overrange event. The OVR threshold can be configured using SPI register writes.
The input voltage level at which the overload is detected is referred to as the threshold and is programmable using the Over-range threshold bits. The threshold at which fast OVR is triggered is (full-scale $\times$ [the decimal value of the FAST OVR THRESH bits] /16). After reset, the default value of the over-range threshold is set to 15 (decimal) which corresponds to a threshold of 0.56 dB below full scale $\left(20^{*} \log (15 / 16)\right)$.


## INTERLEAVING CORRECTION

Each of the two data converter channels consists of two interleaved ADCs each operating at half of the ADC sampling rate but $180^{\circ}$ out of phase from each other. The front end track and hold circuitry is operating at the full ADC sampling rate which minimizes the timing mismatch between the two interleaved ADCs. In addition the ADS5409 is equipped with internal interleaving correction logic that can be enabled via SPI register write.


The interleaving operation creates 2 distinct and interleaving products:

- Fs/2 - Fin: this spur is created by gain timing mismatch between the ADCs. Since internally the front end track and hold is operated at the full sampling rate, this component is greatly improved and mostly dependent on gain mismatch.
- Fs/2 Spur: due to offset mismatch between ADCs


The auto correction loop can be enabled via SPI register write in address $0 \times 01$ and resetting the correction circuit in addresses $0 \times 03$ and $0 \times 1 \mathrm{~A}$. By default it is disabled for lowest possible power consumption. The default settings for the auto correction function should work for most applications. However please contact Texas Instruments if further fine tuning of the algorithm is required.
The auto correction function yields best performance for input frequencies below 250 MHz .

## RECEIVE MODE: DECIMATION FILTER

Each channel has a digital filter in the data path as shown in Figure 38. The filter can be programmed as a lowpass or a high-pass filter and the normalized frequency response of both filters is shown in Figure 39.


Figure 38.
The decimation filter response has a 0.1 dB pass band ripple with approximately $41 \%$ pass-band bandwidth. The stop-band attenuation is approximately 40dB.


Figure 39.

## MULTI DEVICE SYNCHRONIZATION

The ADS5409 simplifies the synchronization of data from multiple ADCs in one common receiver. Upon receiving the initial SYNC input signal, the ADS5409 resets all the internal clocks and digital logic while also starting a SYNCOUT signal which operates on a 5bit counter ( 32 clock cycles). Therefore by providing a common SYNC signal to multiple ADCs their output data can be synchronized as the SYNCOUT signal marks a specific sample with the same latency in all ADCs. The SYNCOUT signal then can be used in the receiving device to synchronize the FIFO pointers across the different input data streams. Thus the output data of multiple ADCs can be aligned properly even if there are different trace lengths between the different ADCs.


The SYNC input signal should be a one time pulse to trigger the periodic 5 -bit counter for SYNCOUT or a periodic signal repeating every 32 CLKIN clock cycles. It gets registered on the rising edge of the ADC input clock (CLKIN). Upon registering the initial rising edge of the SYNC signal, the internal clocks and logic get reset which results in invalid output data for 36 samples ( 1 complete sync cycle and 4 additional samples). The SYNCOUT signal starts with the next output clock (DACLK) rising edge and operates on a 5 -bit counter. If a SYNCIN rising edge gets registered at a new position, the counter gets reset and SYNCOUT starts from the new position.
Since the ADS5409 output interface operates with a DDR clock, the synchronization can happen on the rising edge or falling edge sample. Synchronization on the falling edge sample will result in a half cycle clock stretch of DA/BCLK. For convenience the SYNCOUT signal is available on the ChA/B output LVDS bus. When using decimation the SYNCOUT signal still operates on 32 clock cycles of CLKIN but since the output data is decimated by 2 , only the first 18 samples should be discarded.


## PROGRAMMING INTERFACE

The serial interface (SIF) included in the ADS5409 is a simple 3 or 4 pin interface. In normal mode, 3 pins are used to communicate with the device. There is an enable (SDENB), a clock (SCLK) and a bi-directional IO port (SDIO). If the user would like to use the 4 pin interface one write must be implemented in the 3 pin mode to enable 4 pin communications. In this mode, the SDO pin becomes the dedicated output. The serial interface has an 8 -bit address word and a 16-bit data word. The first rising edge of SCLK after SDENB goes low will latch the read/write bit. If a high is registered then a read is requested, if it is low then a write is requested. SDENB must be brought high again before another transfer can be requested. The signal diagram is shown below:

## Device Initialization

After power up, it is recommended to initialize the device through a hardware reset by applying a logic low pulse on the SRESETb pin (of width greater than 20ns), as shown in Figure 40. This resets all internal digital blocks (including SPI registers) to their default condition.


Figure 40. Device Initialization Timing Diagram
Table 1. Reset Timing

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Power-on delay | Delay from power up to active low RESET pulse | 3 |  |  | ms |
| $\mathrm{t}_{2}$ | Reset pulse width | Active low RESET pulse width | 20 |  |  | ns |
| $\mathrm{t}_{3}$ | Register write delay | Delay from RESET disable to SDENb active | 100 |  |  | ns |

Recommended Device Initialization Sequence:

1. Power up
2. Reset ADS5409 using hardware reset.
3. Apply clock and input signal.
4. Set register 0x01 bit D15 to "1" (ChA Corr EN) and bit D9 to "1" (ChB Corr EN) to enable gain/offset correction circuit and other desired registers.
5. Set register $0 \times 03$ and $0 \times 1$ A bit D14 to "1" (Start Auto Corr ChA/B). This clears and resets the accumulator values in the DC and gain correction loop.
6. Set register $0 \times 03$ and $0 \times 1 \mathrm{~A}$ bit D 14 to " 0 " (Start Auto Corr ChA/B). This starts the DC and gain autocorrection loop.

## Serial Register Write

The internal register of the ADS5409 can be programmed following these steps:

1. Drive SDENB pin low
2. Set the R/W bit to ' 0 ' (bit A7 of the 8 bit address)
3. Initiate a serial interface cycle specifying the address of the register (A6 to A0) whose content has to be written
4. Write 16 bit data which is latched on the rising edge of SCLK


Figure 41. Serial Register Write Timing Diagram

| PARAMETER | MIN | TYP(1) | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to 1/tSCLK) | $>D C$ |  | 20 |
| $\mathrm{t}_{\text {SLOADS }}$ | SDENB to SCLK setup time | MHz |  |  |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SDENB hold time | 25 |  |  |
| $\mathrm{t}_{\text {DSU }}$ | SDIO setup time | 25 |  |  |
| $\mathrm{t}_{\text {DH }}$ | SDIO hold time | 25 |  |  |

(1) Typical values at $+25^{\circ} \mathrm{C}$; minimum and maximum values across the full temperature range: $\mathrm{TMIN}=-40^{\circ} \mathrm{C}$ to $\mathrm{TMAX}=+85^{\circ} \mathrm{C}, \mathrm{AVDD} 33=$ $3.3 \mathrm{~V}, \mathrm{AVDD}, \mathrm{DRVDD}=1.9 \mathrm{~V}$, unless otherwise noted.

## Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back using the SDO/SDIO pins. This read-back mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

1. Drive SDENB pin low
2. Set the RW bit (A7) to ' 1 '. This setting disables any further writes to the registers
3. Initiate a serial interface cycle specifying the address of the register (A6 to A0) whose content has to be read.
4. The device outputs the contents (D15 to D0) of the selected register on the SDO/SDIO pin
5. The external controller can latch the contents at the SCLK rising edge.
6. To enable register writes, reset the RW register bit to ' 0 '.


Figure 42. Serial Register Read Timing Diagram

## SERIAL REGISTER MAP ${ }^{(2)}$

(2) Multiple functions in a register can be programmed in a single write operation.

| Register Address | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { A7-AO IN } \\ \text { HEX } \end{gathered}$ | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 3/4 Wire SPI | Decima tion Filter EN | 0 | ChA <br> High/ <br> Low <br> Pass | 0 | 0 | ChB <br> High/ <br> Low <br> Pass | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | $\begin{gathered} \text { ChA } \\ \text { Corr EN } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { ChB } \\ \text { Corr EN } \end{gathered}$ | 0 | 0 | 0 | 0 | 0 | Data Format | 0 | Hp Mode1 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | Over-range threshold |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3 | 0 | Start <br> Auto <br> Corr <br> ChA | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| E | Sync Select |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
| F | Sync Select |  |  |  | 0 | 0 | 0 | 0 | 0 | VREF Set |  |  | 0 | 0 | 0 | 0 |
| 1A | 0 | Start <br> Auto <br> Corr <br> ChB | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 2B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Temp Sensor |  |  |  |  |  |  |  |  |
| 2 C | Reset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 37 | Sleep Modes |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 38 | HP Mode2 |  |  |  |  |  |  |  |  | $\underset{\text { EN }}{\substack{\text { BIAS }}}$ | $\begin{gathered} \hline \text { SYNC } \\ \text { EN } \end{gathered}$ | LP Mode 1 | 1 | 1 | 1 | 1 |
| 3A | LVDS | Current S | gth |  |  | Inter Ter | LVDS nation | 0 | 0 | 0 | 0 | DACLK EN | $\begin{gathered} \text { DBCLK } \\ \text { EN } \end{gathered}$ | 0 | OVRA EN | $\begin{gathered} \text { OVRB } \\ \text { EN } \end{gathered}$ |
| 66 | LVDS Output Bus A EN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 67 | LVDS Output Bus B EN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## DESCRIPTION OF SERIAL INTERFACE REGISTERS

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 3/4 <br> Wire SPI | Dec- <br> ima- <br> tion <br> Filter <br> EN | 0 | ChA <br> High/ <br> Low Pass | 0 | 0 | ChB <br> High/ <br> Low Pass | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

3/4 Wire SPI
Default 0
$0 \quad 3$ wire SPI is used with SDIO pin operating as bi-directional I/O port
1
Decimation
$2 x$ decimation filter is enabled when bit is set
Filter EN
Default 0
0 Normal operation with data output at full sampling rate
$12 x$ decimation filter enabled
D12 ChA High/Low (Decimation filter must be enabled first: set bit D14)
Pass
Default 0
0 Low Pass
1 High Pass
D9 ChB High/Low (Decimation filter must be enabled first: set bit D14) Pass
Default 0
0 Low Pass
1 High Pass

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | ChA Corr EN | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \hline \text { ChB } \\ & \text { Corr } \\ & \text { EN } \\ & \hline \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | Data Format | 0 | HP <br> Mode1 | 0 |

## D15 ChA Corr EN (should be enabled for maximum performance)

Default 0
0 Auto correction disabled
1 Auto correction enabled
D9 ChB Corr EN (should be enabled for maximum performance)
Default 0
$0 \quad$ Auto correction disabled
1 Auto correction enabled
D3 Data Format
Default 0
0 Two's complement
1 Offset Binary
D1 HP Mode 1
Default 1
1 Must be set to 1 for optimum performance

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 2 | 0 | 0 | 0 | 0 | 0 |  | $r-r a n$ | hres |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## D10-D7 Over-range threshold

The over-range detection is triggered 12 output clock cycles after the overload condition occurs. The threshold at which the OVR is triggered $=$ $1.0 \mathrm{~V} \times$ [decimal value of <Over-range threshold>]/16. After power up or reset, the default value is 15 (decimal) which corresponds to a OVR threshold of 0.56 dB below fullscale $\left(20^{*} \log (15 / 16)\right)$. This OVR threshold is applicable to both channels.

Default 1111


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 3 | 0 | Start Auto Coff ChA | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

D14 Start Auto Corr ChA Starts DC offset and Gain correction loop for ChA
Default 1
0 Starts the DC offset and Gain correction loops
1 Clears DC offset correction value to 0 and Gain correction value to 1
D11, 9, 8, 4, 3 Must be set to 1 for maximum performance
Default 1

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| E |  |  |  |  |  |  | Sync | lect |  |  |  |  |  |  | 0 | 0 |


| D15-D2 | Sync Select <br> Default 1010 1010 <br> 101010 |
| :--- | :--- |
| Sync selection for the clock generator block (also <br> need to see address 0x0F) |  |
| 00000000000000 | Sync is disabled |
| 01010101010101 | Sync is set to one shot (one time synchronization only) |
| 10101010101010 | Sync is derived from SYNC input pins |
| 11111111111111 | not supported |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| F | Sync Select |  |  |  | 0 | 0 | 0 | 0 | 0 | VREF Sel |  |  | 0 | 0 | 0 | 0 |


| D15-D12 | Sync Select <br> Default 1010 | Sync selection for the clock generator block |
| :--- | :--- | :--- |
| 0000 | Sync is disabled |  |
| 0101 | Sync is set to one shot (one time synchronization only) |  |
| 1010 | Sync is derived from SYNC input pins |  |
| 1111 | not supported |  |
| D6-D4 | VREF SEL |  |
|  | Default 000 |  |
| 000 | 1.0 V |  |
| 001 | 1.25 V |  |
| 010 | 0.9 V |  |
| 011 | 0.8 V |  |
| 100 | 1.15 V |  |
| Others | external reference |  |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A} 7-\mathrm{A} 0 \text { in }$ hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1A | 0 | Start <br> Auto <br> Corr <br> ChB | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |


| D14 | Start Auto Corr ChB |
| :--- | :--- |
|  | Default 1 |$\quad$ Starts DC offset and Gain correction loop for ChB

D11, 9, 8, 4, $3 \quad$ Must be set to 1 for maximum performance
Default 1

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 2B | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  | S |  |  |  |  |

$$
\text { D8-D0 } \quad \text { Temp Sensor } \quad \text { Internal temperature sensor value - read only }
$$

| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 2 C | Reset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D15-D0 | Reset Default 0000 | This is a software reset to reset all SPI registers to their default value. Self clears to 0 . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101001011110000 |  | Perform software reset |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 37 | Sleep Modes |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| D15-D14 | Sleep Modes <br> Default 00 | Sleep mode selection which is controlled by the ENABLE pin. Sleep modes are active when <br> ENABLE pin goes low. |
| :--- | :--- | :--- |
| 000000 | Complete shut down | Wake up time 2.5 ms |
| 100000 | Stand-by mode | Wake up time $100 \mu \mathrm{~s}$ |
| 110000 | Deep sleep mode | Wake up time $20 \mu \mathrm{~s}$ |
| 110101 | Light sleep mode | Wake up time $2 \mu \mathrm{~s}$ |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 38 | HP Mode 2 |  |  |  |  |  |  |  |  | Bias EN | SYNC EN | LP <br> Mode <br> 1 | 1 | 1 | 1 | 1 |


| D15-D7 | HP Mode 2 <br> Default 111111111 |  |
| :---: | :---: | :---: |
| 1 | Set to 1 for normal operatio |  |
| D6 | BIAS EN <br> Default 1 | Enables internal fuse bias voltages - can be disabled after power up to save power. |
| 0 | Internal bias powered down |  |
| 1 | Internal bias enabled |  |
| D5 | SYNC EN <br> Default 1 | Enables the SYNC input buffer. |
| 0 | SYNC input buffer disabled |  |
| 1 | SYNC input bffer enabled |  |
| D4 | LP Mode 1 <br> Default 1 | Low power mode 1 to disable unused internal input buffer. |
| 0 | Internal input buffer disabled |  |
| 1 | Internal input buffer enabled |  |
| D3-D0 | Reads back 1 |  |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 3A | LVDS Current Strength |  |  | LVDS SW |  | InternalLVDSTermination |  | 0 | 0 | 0 | 0 | DACLK EN | $\begin{gathered} \text { DBCLK } \\ \text { EN } \end{gathered}$ | 0 | OVRA <br> EN | $\begin{aligned} & \text { OVRB } \\ & \text { EN } \end{aligned}$ |


| D15-D13 | LVDS Current Strength <br> Default 110 | LVDS output current strength. |
| :---: | :---: | :---: |
| 000 | 2 mA 100 | 3 mA |
| 001 | $2.25 \mathrm{~mA} \quad 101$ | 3.25 mA |
| 010 | $2.5 \mathrm{~mA} \quad 110$ | 3.5 mA |
| 011 | $2.75 \mathrm{~mA} \quad 111$ | 3.75 mA |
| D12-D11 | LVDS SW <br> Default 01 | driver internal switch setting - correct range must be set for setting in D15-D13 |
| 01 | 2 mA to 2.75 mA |  |
| 11 | 3 mA to 3.75 mA |  |
| D10-D9 | Internal LVDS Termination Default 00 | Internal termination |
| 00 | $2 \mathrm{k} \Omega$ |  |
| 01 | $200 \Omega$ |  |
| 10 | $200 \Omega$ |  |
| 11 | $100 \Omega$ |  |
| D4 | DACLK EN <br> Default 1 | Enable DACLK output buffer |
| 0 | DACLK output buffer | powered down |
| 1 | DACLK output buffer | enabled |
| D3 | DBCLK EN <br> Default 1 | Enable DBCLK output buffer |
| 0 | DBCLK output buffer | powered down |
| 1 | DBCLK output buffer | enabled |
| D1 | OVRA EN <br> Enab <br> Default 1 | OVRA output buffer |
| 0 | OVRA output buffer | wwered down |
| 1 | OVRA output buffer | nabled |
| D0 | OVRB EN <br> Enab <br> Default 1 | OVRB output buffer |
| 0 | OVRB output buffer powered down |  |
| 1 | OVRB output buffer enabled |  |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |


| D15-D0 | LVDS Output Bus A EN <br> Default FFFF |
| :--- | :--- |
| 0 | Output is powered down <br> Output is enabled |
| 1 | Pins N7, P7 (no connect pins) which are not used and should be powered down for <br> power savings |
| D15 | Pins N6, P6 (no connect pins) which are not used and should be powered down for <br> power savings |
| D14 | SYNCOUTP/N (pins P5, N5) |
| D13 | Pins N4, P4 (no connect pins) which are not used and should be powered down for <br> power savings <br> D12 |
| D11-D0 | corresponds to DA11-DA0 |


| Register | Register Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7-A0 in hex | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 67 | LVDS Output Bus B EN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| D15-D0 | LVDS Output Bus B EN $\quad$ Individual LVDS output pin power down for channel B <br> Default FFFF |
| :--- | :--- |
| 0 | Output is powered down <br> Output is enabled |
| D15 | Pins G3, G4 (no connect pins) which are not used and should be powered down for <br> power savings |
| D14 | Pins F3, F4 (no connect pins) which are not used and should be powered down for <br> power savings |
| D13 | SYNCOUTP/N (pins F1, F2) |
| D12 | Pins E3, E4 (no connect pins) which are not used and should be powered down for <br> power savings |
| D11-D0 | corresponds to DB11-DB0 |

## REVISION HISTORY

Changes from Original (May 2013) to Revision A Page

- Deleted text in last paragraph in INTERLEAVING CORRECTION section ..... 23
- Changed second paragraph in MULTI DEVICE SYNCHRONIZATION section ..... 25
- Deleted Register Initialization section and added Device Initialization section ..... 26
- Changed Register Address 38 Bits D3 to D0 from 0 to 1 in SERIAL REGISTER MAP ..... 29
- Changed Register Address 38 Bits D3 to D0 from 0 to 1 and add D3 to D0 Read back 1 ..... 35
- Changed Register Address 66 D15-D10 to D15-D0 ..... 37
- Changed Register Address 67 D15-D10 to D15-D0 ..... 37


## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5409IZAY | ACTIVE | NFBGA | ZAY | 196 | 160 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | ADS5409I | Samples |
| ADS5409IZAYR | ACTIVE | NFBGA | ZAY | 196 | 1000 | Green (RoHS \& no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | ADS5409I | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

[^0]
## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5409IZAYR | NFBGA | ZAY | 196 | 1000 | 330.0 | 24.4 | 12.3 | 12.3 | 2.3 | 16.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS5409IZAYR | NFBGA | ZAY | 196 | 1000 | 336.6 | 336.6 | 31.8 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).


SOLDER PASTE EXAMPLE
BASED ON 0.15 mm THICK STENCIL
SCALE:8X

NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

TI E2E Community
www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

