## CD74HC125-Q1 HIGH-SPEED CMOS LOGIC QUAD BUFFER WITH 3-STATE OUTPUTS

M OR PW PACKAGE (TOP VIEW)

1<del>OE</del>

1A **∏** 2

2A 🛚

2Y 🛚

GND L

1Y 🛮 3

SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

14**∏** V<sub>CC</sub>

13 4<del>0</del>E

12 ¶ 4A

11 4Y 10 3<del>0</del>E

9 3A 8 3Y

- Qualified for Automotive Applications
- 3-State Outputs
- Separate Output Enable Inputs
- Fanout (Over Temperature Range)
  - Standard Outputs ... 10 LSTTL Loads
  - Bus Driver Outputs ... 15 LSTTL Loads
- Extended Temperature Performance of -40°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction, Compared to LSTTL Logic ICs
- 2-V to 6-V V<sub>CC</sub> Operation
- High Noise Immunity N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5 V

## description/ordering information

The CD74HC125 contains four independent 3-state buffers, each having its own output enable input which, when HIGH, puts the output in the high-impedance state.

#### ORDERING INFORMATION<sup>†</sup>

T <sub>A</sub>	PACKA	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - M	Reel of 2500	CD74HC125QM96Q1	HC125Q
	TSSOP - PW	Reel of 2000	CD74HC125QPWRQ1	HC125Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	OE	Υ
Н	L	Н
L	L	L
Х	Н	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>&</sup>lt;sup>‡</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

## logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	
Output clamp current, $I_{OK}$ ( $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$ ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O > -0.5$ or $V_O < V_{CC} + 0.5$ V)	±35 mA
Output source or sink current per output pin, $I_O$ ( $V_O > -0.5$ or $V_O < V_{CC} + 0.5$ V)	±25 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): M package	86°C/W
PW package	113°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		V <sub>CC</sub> = 6 V	4.2			
		V <sub>CC</sub> = 2 V			0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
$V_{I}$	Input voltage		0		$V_{CC}$	V
V <sub>O</sub>	Output voltage		0		$V_{CC}$	V
		V <sub>CC</sub> = 2 V			1000	
t <sub>t</sub>	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
T <sub>A</sub>	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TECT 001	TEST CONDITIONS			T,	գ = 25°C		MIN	MAX	LINUT
PARAMETER	TEST CON	NDITIONS	(mA)	v <sub>cc</sub>	MIN	TYP	MAX	IVIIN	WAX	UNIT
			-0.02	2 V	1.9			1.9		
		CMOS loads	-0.02	4.5 V	4.4			4.4		V
V <sub>OH</sub>	$V_{I} = V_{IH}$ or $V_{IL}$		-0.02	6 V	5.9			5.9		
		TTI leade	-6	4.5 V	3.98			3.7		
		TTL loads	-7.8	6 V	5.48			5.2		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	CMOS loads	0.02	2 V			0.1		0.1	V
			0.02	4.5 V			0.1		0.1	
$V_{OL}$			0.02	6 V			0.1		0.1	
		TTL loads	6	4.5 V			0.26		0.4	
			7.8	6 V			0.26		0.4	
I <sub>I</sub>	$V_I = V_{CC}$ or GND			6 V			±0.1		±1	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND	V <sub>I</sub> = V <sub>CC</sub> or GND					8		160	μΑ
I <sub>OZ</sub>	$V_I = V_{IL}$ or $V_{IH}$			6 V			±0.5		±10	μΑ
C <sub>I</sub>							10		10	pF
Co	3-state						20		20	pF

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

24244555	FROM	то	COMPITIONS	١,,	T,	λ = 25°C	;				
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT	
			C <sub>L</sub> = 15 pF	5 V		8					
		.,		2 V			100		150		
t <sub>pd</sub>	Α	Υ	$C_L = 50 \text{ pF}$ 4.5	4.5 V			20		30	ns	
				6 V			17		26	.	
			C <sub>L</sub> = 15 pF	5 V		10					
t <sub>en</sub>	ŌĒ	Y	C <sub>L</sub> = 50 pF	2 V			125		190	ns	
				4.5 V			25		38		
				6 V			21		32		
			C <sub>L</sub> = 15 pF	5 V		10					
	<del>0-</del>	.,		2 V			125		190	ns	
t <sub>dis</sub>	ŌĒ	Υ	C <sub>L</sub> = 50 pF	4.5 V			25		38		
				6 V			21		32		
				2 V			60		90		
t <sub>t</sub>	Y	Υ	C <sub>L</sub> = 50 pF	4.5 V			12		18	18 ns	
				6 V			10		15		

## CD74HC125-Q1 **HIGH-SPEED CMOS LOGIC QUAD BUFFER WITH 3-STATE OUTPUTS**

SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008

## operating characteristics, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate (see Note 4)	No load	29	pF


NOTE 4: C<sub>pd</sub> is used to determine the dynamic power consumption, per channel.

 $P_D = V_{CC}^2 f_I (C_{pd} + C_L)$   $f_I = \text{input frequency}$   $C_L = \text{output load capacitance}$   $V_{CC} = \text{supply voltage}$ 




SCLS579A - APRIL 2004 - REVISED SEPTEMBER 2008


#### PARAMETER MEASUREMENT INFORMATION




PARAI	METER	RL	C <sub>L</sub>	S1	S2	
	t <sub>PZH</sub>	<b>1 k</b> Ω	50 mF	Open	Closed	
t <sub>en</sub>	t <sub>PZL</sub>	1 K22	50 pF	Closed	Open	
	t <sub>PHZ</sub>	1 <b>k</b> Ω	50 pF	Open	Closed	
t <sub>dis</sub>	t <sub>PLZ</sub>	1 KS2	30 pi	Closed	Open	
t <sub>pd</sub> or t	t		50 pF	Open	Open	



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

25-Mar-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC125QM96G4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC125Q	Samples
CD74HC125QM96Q1	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125		
CD74HC125QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC125Q	Samples
CD74HC125QPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	HC125Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

25-Mar-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC125-Q1:

Catalog: CD74HC125

Military: CD54HC125

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC125QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC125QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Mar-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC125QPWRG4Q1	TSSOP	PW	14	2000	367.0	367.0	35.0
CD74HC125QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity