

www.ti.com

THREE PLLs BASED CLOCK GENERATOR FOR DIGITAL TV APPLICATIONS

FEATURES

- High Performance Clock Generator
- Clock Input Compatible With LVCMOS/LVTTL
- Requires a 54-MHz Input Clock to Generate Multiple Output Frequencies
- Low Jitter for Clock Distribution
- Generates the Following Clocks:
 - VIDCLK 74.175824 MHz/54 MHz (Buffered)
 - AUDCLK 16.9344 MHz/12.288 MHz
 - CPUCLK 64 MHz
 - ASICCLK 32 MHz
 - USBCLK 48 MHz
 - MCCLK 38.4 MHz/19.2 MHz/12 MHz
- Operates From Single 3.3-V Supply
- Low Peak-to-Peak Period Jitter (150 ps Max)
- PLLs Are Powered Down, if No Valid REF_IN Clock (< 5 MHz) is Detected or the V_{DD} is Below 2 V
- PLL Loop Filter Components Integrated
- Packaged in TSSOP (PW) 20-Pin Package
- Industrial Temperature Range -40°C to 85°C Applications

APPLICATIONS

 Digital Television With a Memory Card Interface

DESCRIPTION


The CDC5806 is a clock generator which synthesizes video clocks, audio clocks, CPU clock, ASIC clock, USB clock, and a memory card clock from a 54-MHz system clock.

Three phase-locked loops (PLLs) are used to generate the different frequencies from the system clock. On-chip loop filters and internal feedback eliminate the need for external components.

Since the CDC5806 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLLs. The PLL stabilization time begins after the reference clock input has a stable phase and frequency.

The device operates from a single 3.3-V supply voltage. The CDC5806 device is characterized for operation from -40°C to 85°C.

PW PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM





Terminal Functions

TERMINAL		TVDE	DESCRIPTION					
NAME	NO	TYPE	PESCRIPTION					
REF_IN	2	I LVCMOS	Reference frequency input					
VIDSEL	1	ILVCMOS	VIDSEL select input for VIDCLK. It selects between 74.175824 MHz from PLL1 and buffered input frequency of 54 MHz, 100k 100k pull to mid-level.					
AUDSEL	9	ILVCMOS	AUDSEL select input for AUDCLK. It selects between 16.9344 MHz and 12.288 MHz from PLL2, 100k 100k pull to mid level.					
MCSEL	10	ILVCMOS	MCSEL select input for MCCLK. It selects from 38.4 MHz, 19.2 MHz, and 12 MHz from PLL3, 100k 100k pull to mid level.					
VIDCLK	4	O LVCMOS	VIDCLK output 74.175824 MHz or 54 MHz					
AUDCLK	7	O LVCMOS	AUDCLK output 16.9344 MHz or 12.288 MHz					
CPUCLK	17	O LVCMOS	CPUCLK output 64 MHz					
ASICCLK	20	O LVCMOS	ASICCLK output 32 MHz					
USBCLK	14	O LVCMOS	USBCLK output 48 MHz					
MCCLK	4	O LVCMOS	MCCLK output 38.4 MHz / 19.2 MHz / 12 MHz					
VDD_PLL1	3	Power	3.3-V supply for PLL1 and VIDCLK					
VDD_PLL2	6	Power	3.3-V supply for PLL2 and AUDCLK					
VDD_PLL3	13, 16, 19	Power	3.3-V supply for PLL3 and CPUCLK, ASICCLK, USBCLK, and MCCLK					
VSS_PLL1	5	Ground	Ground for PLL1 and VIDCLK					
VSS_PLL2	8	Ground	Ground for PLL2 and AUDCLK					
VSS_PLL3	12, 15, 18	Ground	Ground for PLL3 and CPUCLK, ASICCLK, USBCLK, and MCCLK					

FUNCTIONAL DESCRIPTION OF THE LOGIC

Table 1. Select Function for Video, Audio, CPU, ASIC, and USB Clocks

VIDSEL	AUDSEL	VIDCLK	AUDCLK	CPUCLK	ASICCLK	USBCLK	Unit
L	L	54 (buffered)	12.288	64	32	48	MHz
L	М	Reserved	Reserved	64	32	48	MHz
L	Н	54 (buffered)	16.9344	64	32	48	MHz
М	L	Reserved	Reserved	64	32	48	MHz
М	M	Reserved	Reserved	REFCLK/3	REFCLK/6	REFCLK/4	MHz
М	Н	Reserved	Reserved	64	32	48	MHz
Н	L	74.175824	12.288	64	32	48	MHz
Н	М	Reserved	Reserved	64	32	48	MHz
Н	Н	74.175824	16.9344	64	32	48	MHz

Table 2. Select Function for MC Clock

MCSEL	MCCLK	MCCLK if VIDSEL = M and AUDSEL = M					
Н	12 MHz	REFCLK/16	MHz				
М	38.4 MHz	REFCLK/5	MHz				
L	19.2 MHz	REFCLK/10	MHz				



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted)(1)

Supply voltage range, V _{DD}	0.5 V to 4.6 V
Input voltage range, V _I ⁽²⁾	0.5 V to VDD + 0.5 V
Output voltage range, V _O ⁽²⁾	0.5 V to VDD + 0.5 V
Input current (V _I < 0, V _I >V _{DD})	±20 mA
Continuous output current, I _O	±50 mA
Package thermal impedance,Θ _{JA} ⁽³⁾ : TSSOP20 package	104 C/W
Storage temperature range T _{stg}	65°C to 150°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	3	3.3	3.6	V
T _A	Operating free-air temperature	-40		85	°C
V _{IL}	Low-level input voltage REF_IN			0.3 V _{DD}	V
V _{I thresh}	Input voltage threshold REF_IN		0.5 V _{DD}		V
V _{IH}	High-level input voltage REF_IN	0.7 V _{DD}			V
$V_{IL(L)}$	Three level input low for control inputs			0.13 V _{DD}	V
$V_{IM(M)}$	Three level input mid for control inputs	0.4 V _{DD}		0.6 V _{DD}	V
V _{IH(H)}	Three level input high for control inputs	0.87 V _{DD}			V
I _{OH}	High-level output current LVCMOS			-8	mA
I _{OL}	Low-level output current LVCMOS			8	mA
V _I	Input voltage range LVCMOS	0		3.6	V
C _L	Output load LVCMOS	5		10	pF

TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

	PARAMETER	MIN	NOM	MAX	UNIT
REF_IN	REQUIREMENTS				
f _{CLK_IN}	LVCMOS REF_IN clock input frequency		54		MHz
t _r / t _f	Rise and fall time REF_IN signal (20% to 80%)			4	ns
duty _{REF}	Duty cycle of REF_IN (VDD/2)	40%		60%	
AUDSEL	., VIDSEL, MCSEL REQUIREMENTS				
t _r / t _f	Rise and fall time (20% to 80%)			4	ns
t ₁	Transitional time between AUDSEL and VIDSEL control pins (1)	6			ns

⁽¹⁾ If VIDSEL and AUDSEL are switched from from one state to another state at the same time, then the CPUCLK, ASICCLK, USBCLK, or MCCLK are affected. This is due to the selected reserved mode with VIDSEL = M and AUDSEL = M. This mode causes the PLL3 to be bypassed and the REFCLK will be seen with the appropriate divider ratios at the correspondent outputs.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51 (no airflow condition) and JEDEC2S1P (high-k board).



DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	2	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
OVERA	ALL				-					
I _{CC}	Supply current		Test load		35	45	mA			
I _{CC(ST)}	Standby current		f _{IN} = 0 MHz, V _{DD} = 3.6 V			1.1	mA			
V _{PUC}	Supply voltage threshold for po	wer up control circuit			2		V			
LVCM	os									
V _{IK}	LVCMOS input voltage		$V_{DD} = 3 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V			
I	REF_IN input current		$V_I = 0 \text{ V or } V_{DD}$			±5	μA			
I _I	SELECT input current		$V_I = 0 V \text{ or } V_{DD}$			±55	μΑ			
V_{OH}	High-level output voltage		$V_{DD} = MIN \text{ to MAX}, I_{OH} = -5 \text{ mA}$	V _{DD} - 0.4			٧			
V_{OL}	Low-level output voltage		$V_{DD} = MIN \text{ to MAX}, I_{OL} = 5 \text{ mA}$			0.4	V			
			$V_{DD} = 3 \text{ V}, V_{O} = V_{DD} - 0.4 \text{ V}$	-5						
I _{OH}	High-level output current		$V_{DD} = 3.3 \text{ V}, V_{O} = 1.65 \text{ V}$		-35		mA			
			$V_{DD} = 3.6 \text{ V}, V_{O} = 0.4 \text{ V}$			-75	5			
			$V_{DD} = 3 \text{ V}, V_{O} = 0.4 \text{ V}$	5						
I _{OL}	Low-level output current		$V_{DD} = 3.3 \text{ V}, V_{O} = 1.65 \text{ V}$			mA				
			$V_{DD} = 3.6 \text{ V}, V_{O} = V_{DD} - 0.4 \text{V}$			75				
AC										
CI	Input capacitance (Ref_IN)				2		pF			
f _{err}	Output accuracy VIDCLK, CPL USBCLK, MCCLK (38.4 MHz,		See Note (1)			±1	ppm			
f _{err}	Output accuracy AUDCLK (16.	9344 MHz, 12.288 MHz)	See Note (1)			±40	ppm			
t _L	PLL start up lock time		See Figure 2			0.5	ms			
$t_{L(\omega)}$	PLL lock time after frequency of	hange on AUDCLK	See Figure 2			0.5	ms			
odc	Duty cycle for MCCLK		Threshold = VDD/2	47%	50%	53%				
odc	Duty cycle for VIDCLK, AUDCI USBCLK	LK, CPUCLK, ASICCLK,	Threshold = VDD/2	45%	50%	55%				
t _r /t _f	Rise and fall time of the output		20%–80% of V _O			2	ns			
		VIDCLK (74.175824 MHz)			75	150				
		CPUCLK (64 MHz)			60	150				
		USBCLK (48 MHz)			65	150				
		MCCLK (38.4 MHz)]		65	150				
t _{jit(per)}	Peak-to-peak period jitter for	ASICCLK (32 MHz)	10,000 cycles		60	150	ps			
		MCCLK (19.2 MHz)]		70	150				
		AUDCLK (16.9344 MHz)]		75	150				
		AUDCLK (12.288 MHz)]		85	150				
		MCCLK (12 MHz)]		65	150				

⁽¹⁾ This parameter is assured by design as a result of the chosen settings of the internal dividers in the PLL's.






Figure 1. LVCMOS Output Test Load




Figure 2. Timing Diagram of PLL Lock Time of Audio Clock



PACKAGE OPTION ADDENDUM

11-Sep-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDC5806PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC5806	Samples
CDC5806PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC5806	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

11-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity