

SCAS933 - DECEMBER 2012 www.ti.com

LOW-VOLTAGE 1:10 LVPECL WITH SELECTABLE INPUT CLOCK DRIVER

Check for Samples: CDCLVP111-EP

FEATURES


- **Distributes One Differential Clock Input Pair** LVPECL to 10 Differential LVPECL
- Fully Compatible With LVECL and LVPECL
- Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
- Selectable Clock Input Through CLK SEL
- Low-Output Skew (Typ 15 ps) for Clock-**Distribution Applications**
 - Additive Jitter Less Than 1 ps
 - Propagation Delay Less Than 355 ps
 - Open Input Default State
 - LVDS, CML, SSTL input compatible
- **V_{BB} Reference Voltage Output for Single-Ended Clocking**
- Available in a 32-Pin LQFP Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With MC100 Series EP111, ES6111, LVEP111, PTN1111

APPLICATIONS

- Designed for Driving 50 Ω Transmission Lines
- **High Performance Clock Distribution**

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (-55°C to 125°C) Temperature Range (1)
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**



VF PACKAGE

(1) Custom temperature ranges available

DESCRIPTION

The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω .

The V_{BB} reference voltage output is used if single-ended input operation is required. In this case, the V_{BB} pin should be connected to CLKO and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP111 is characterized for operation from -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCAS933 - DECEMBER 2012 www.ti.com **Table 1. FUNCTION TABLE**



ISTRUMENTS

CLK_SEL **ACTIVE CLOCK INPUT** CLK0, CLK0 CLK1, CLK1

Table 2. ORDERING INFORMATION⁽¹⁾

| TJ | PACKAGE | ORDERABLE PART NUMBER | TOP-SIDE MARKING | VID NUMBER |
|----------------|-----------|-----------------------|------------------|----------------|
| -55°C to 125°C | LQFP - VF | CDCLVP111MVFREP | LVP111MEP | V62/12624-01XE |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Product Folder Links: CDCLVP111-EP




182

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION



PIN FUNCTIONS(1)

| ı | PIN | DESCRIPTION | | | | | | | | |
|-----------------|--|--|--|--|--|--|--|--|--|--|
| NAME | NO. | DESCRIPTION | | | | | | | | |
| CLK_SEL | 2 | Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTL/LVCMOS functionality compatible. | | | | | | | | |
| CLK0, CLK0 | 3, 4 | Differential LVECL/LVDECL input pair | | | | | | | | |
| CLK1, CLK1 | 6, 7 | fferential LVECL/LVPECL input pair | | | | | | | | |
| Q [9:0] | 11, 13, 15, 18, 20, 22, 24, 27, 29, 31 | LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn. | | | | | | | | |
| Q[9:0] | 10, 12, 14, 17, 19, 21,23, 26, 28, 30 | LVECL/LVPECL complementary clock outputs, these outputs provide copies of CLKn. | | | | | | | | |
| V_{BB} | 5 | Reference voltage output for single-ended input operation | | | | | | | | |
| V _{CC} | 1, 9, 16, 25, 32 | Supply voltage | | | | | | | | |
| V _{EE} | 8 | Device ground or negative supply voltage in ECL mode | | | | | | | | |

(1) CLKn, CLK_SEL pull down resistor = 75 k Ω ; $\overline{\text{CLKn}}$ pull up resistor = 37.5 k Ω ; $\overline{\text{CLKn}}$ pull down resistor = 50 k Ω .



TEXAS INSTRUMENTS

ABSOLUTE MAXIMUM RATINGS(1)

| | | VALUE | UNIT |
|------------------|--|--------------------------|------|
| V_{CC} | Supply voltage (Relative to V _{EE}) | -0.3 to 4.6 | V |
| V_{I} | Input voltage | -0.3 to $V_{CC} + 0.5$ | V |
| V_{O} | Output voltage | -0.3 to $V_{CC} + 0.5$ | ٧ |
| I _{IN} | Input current | ±20 | mA |
| V_{EE} | Negative supply voltage (Relative to V _{CC}) | -4.6 to 0.3 | V |
| I_{BB} | Sink/source current | –1 to 1 | mA |
| Io | DC output current | -50 | mA |
| T _{stg} | Storage temperature range | -65 to 150 | °C |
| T_{J} | Maximum operating junction temperature | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|----------|---|-------|---------|-----|------|
| V_{CC} | Supply voltage (relative to V _{EE}) | 2.375 | 2.5/3.3 | 3.8 | V |
| TJ | Operating junction temperature | -55 | | 125 | °C |

PACKAGE THERMAL IMPEDANCE, VF (LQFP)


| | | TEST CONDITION | VALUE | UNIT |
|---------------|---|----------------|-------|------|
| | | 0 LFM | 74 | °C/W |
| | Thermal resistance junction to ambient ⁽¹⁾ | 150 LFM | 66 | °C/W |
| θ_{JA} | | 250 LFM | 64 | °C/W |
| | | 500 LFM | 61 | °C/W |
| θ_{JC} | Thermal resistance junction to case | | 39 | °C/W |

⁽¹⁾ According to JESD 51-7 standard.

Submit Documentation Feedback



www.ti.com



- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. CDCLVP111 in 32/VF Package Operating Life Derating Chart



LVECL DC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 0 \text{ V}$, $V_{EE} = -2.375 \text{ V}$ to -3.8 V over operating temperature range $T_J = -55^{\circ}\text{C}$ to 125°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|------------------------|------------------------------------|---|--------------------|---------------------|-------|--------|----------|--|
| I _{EE} | Supply internal current | Absolute value of current | –55°C, 25°C, 125°C | 35 | | 85 | mA | |
| | Output and internal | All outputs terminated 50.0 to V | −55°C, 25°C | | | 385 | mA | |
| I _{CC} | supply current | All outputs terminated 50 Ω to V _{CC} – 2 V | 125°C | | | 405 | mA | |
| I _{IN} | Input current | Includes pullup/pulldown resistors, V _{IH} = V _{CC} , V _{IL} = V _{CC} - 2 V | –55°C, 25°C, 125°C | -150 | | 150 | μΑ | |
| , Internally generated | | For $V_{EE} = -3$ to -3.8 V, $I_{BB} = -0.2$ mA | –55°C, 25°C, 125°C | -1.45 | -1.3 | -1.125 | V | |
| V_{BB} | bias voltage | $V_{EE} = -2.375 \text{ to } -2.75 \text{ V},$ $I_{BB} = -0.2 \text{ mA}$ | –55°C, 25°C, 125°C | -1.4 | -1.25 | -1.1 | V | |
| V_{IH} | High-level input voltage (CLK_SEL) | | –55°C, 25°C, 125°C | -1.165 | | -0.88 | V | |
| V_{IL} | Low-level input voltage (CLK_SEL) | | –55°C, 25°C, 125°C | -1.81 | | -1.475 | V | |
| V_{ID} | Input amplitude (CLKn, CLKn) | Difference of input, See $^{(1)}$ $ V_{IH} - V_{IL} $ | –55°C, 25°C, 125°C | 0.5 | | 1.3 | V | |
| V_{CM} | Common-mode voltage (CLKn, CLKn) | DC offset relative to V _{EE} | –55°C, 25°C, 125°C | V _{EE} + 1 | | -0.3 | V | |
| | | | −55°C | -1.26 | | -0.85 | | |
| V_{OH} | High-level output voltage | $I_{OH} = -21 \text{ mA}$ | 25°C | -1.2 | | -0.85 | V | |
| | | | 125°C | -1.15 | | -0.8 | <u> </u> | |
| \/ | Low-level output | | 25°C | -1.85 | | -1.425 | V | |
| V _{OL} | voltage | $I_{OL} = -5 \text{ mA}$ | –55°C, 125°C | -1.85 | | -1.25 | V | |
| V _{OD} | Differential output voltage swing | Terminated with 50 Ω to V _{CC} –2 V, See Figure 4 | –55°C, 25°C, 125°C | 400 | | | mV | |

⁽¹⁾ V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com

LVPECL DC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 2.375 \text{ V}$ to 3.8 V, $V_{EE} = 0 \text{ V}$ over operating temperature range $T_J = -55^{\circ}\text{C}$ to 125°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------|------------------------------------|--|--------------------|-------------------------|------------------------|-------------------------|------|
| I _{EE} | Supply internal current | Absolute value of current | –55°C, 25°C, 125°C | 35 | | 85 | mA |
| | Output and internal | All outputs terminated 50 Ω to V_{CC} – 2 V | -55°C, 25°C | | | 385 | |
| I _{CC} | supply current | All outputs terminated 50 to V _{CC} – 2 V | 125°C | | | 405 | mA |
| I _{IN} | Input current | Includes pullup/pulldown resistors $V_{IH} = V_{CC}, V_{IL} = V_{CC} - 2V$ | –55°C, 25°C, 125°C | -150 | | 150 | μΑ |
| | Internally generated | $V_{CC} = 3$ to 3.8 V, $I_{BB} = -0.2$ mA | –55°C, 25°C, 125°C | $V_{CC} - 1.45$ | $V_{CC} - 1.3$ | V _{CC} - 1.125 | |
| V_{BB} | bias voltage | $V_{CC} = 2.375 \text{ to } 2.75 \text{ V},$ $I_{BB} = -0.2 \text{ mA}$ | –55°C, 25°C, 125°C | V _{CC} – 1.4 | V _{CC} – 1.25 | V _{CC} - 1.1 | V |
| V_{IH} | High-level input voltage (CLK_SEL) | | –55°C, 25°C, 125°C | V _{CC} – 1.165 | | V _{CC} - 0.88 | V |
| V_{IL} | Low-level input voltage (CLK_SEL) | | –55°C, 25°C, 125°C | V _{CC} - 1.81 | | V _{CC} – 1.475 | V |
| V_{ID} | Input amplitude (CLKn, CLKn) | Difference of inpu, see $^{(1)}$, $\left V_{IH}-V_{IL}\right $ | –55°C, 25°C, 125°C | 0.5 | | 1.3 | V |
| V_{CM} | Common-mode_voltage (CLKn, CLKn) | DC offset relative to V _{EE} | –55°C, 25°C, 125°C | 1 | | V _{CC} - 0.3 | V |
| | | | −55°C | V _{CC} - 1.26 | | V _{CC} - 0.85 | |
| V_{OH} | High-level output voltage | $I_{OH} = -21 \text{ mA}$ | 25°C | V _{CC} - 1.2 | | V _{CC} - 0.85 | V |
| | | | 125°C | V _{CC} - 1.15 | | $V_{CC} - 0.8$ | |
| V | Low-level output | I _{OL} = -5 mA | 25°C | V _{CC} - 1.85 | | V _{CC} - 1.425 | V |
| V _{OL} | voltage | IOL = -5 IIIA | –55°C, 125°C | V _{CC} - 1.85 | | V _{CC} – 1.25 | V |
| V_{OD} | Differential output voltage swing | Terminated with 50 Ω to V_{CC} - 2 V, See Figure 4 | –55°C, 25°C, 125°C | 400 | | | mV |

⁽¹⁾ V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

AC ELECTRICAL CHARACTERISTICS


Vsupply: V_{CC} = 2.375 V to 3.8 V, V_{EE} = 0 V or LVECL/LVPECL input V_{CC} = 0 V, V_{EE} = -2.375 V to -3.8 V over operating temperature range T_J = -55°C to 125°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|---|---|-----|-------|------|------|
| t _{pd} | <u>Differential propagation delay</u> CLKn, CLKn to all Q0, Q0 Q9, Q9 | See Note D in Figure 2 | 200 | | 355 | ps |
| t _{sk(o)} | Output-to-output skew | See Notes A and D in Figure 2 | | 15 | 50 | ps |
| t _{sk(pp)} | Part-to-part skew | See Notes B and D in Figure 2 | | 70 | | ps |
| t _{aj} | Additive phase jitter ⁽¹⁾ | Integration bandwidth of 20 kHz to 20 MHz, fout = 200 MHz at 25°C | | 0.125 | 0.8 | ps |
| f _(max) | Maximum frequency ⁽¹⁾ | Functional up to 3.5 GHz, see Figure 4 | | | 3500 | MHz |
| t _r /t _f | Output rise and fall time (20%, 80%) | See Note D in Figure 2 | | | 240 | ps |

⁽¹⁾ Specification is guaranteed by bench characterization and is not tested in production.

Product Folder Links: CDCLVP111-EP





- A. Output skew is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} (n = 0, 1,...9) or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1,...9).
- B. Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} (n = 0, 1,...9) across multiple devices or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1,...9) across multiple devices.
- C. Typical value measured at ambient when clock input is 155.52 MHz for an integration bandwidth of 20 kHz to 5 MHz.
- D. Input conditions: $V_{CM} = 1 \text{ V}$, $V_{ID} = 0.5 \text{ V}$ and $F_{IN} = 1 \text{ GHz}$.

Figure 2. Waveform for Calculating Both Output and Part-to-Part Skew




Figure 3. Typical Termination for Output Driver (See the Interfacing Between LVPECL, LVDS, and CML Application Note, Literature Number SCAA056)

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

www.ti.com




Figure 4. LVPECL Input Using CLK0 Pair, V_{CC} = 2.375 V, V_{CM} = 1 V, V_{ID} = 0.5 V



PACKAGE OPTION ADDENDUM

25-Oct-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| CDCLVP111MVFREP | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -55 to 125 | LVP111MEP | Samples |
| V62/12624-01XE | ACTIVE | LQFP | VF | 32 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -55 to 125 | LVP111MEP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

25-Oct-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCLVP111-EP:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Dec-2012

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CDCLVP111MVFREP | LQFP | VF | 32 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.9 | 12.0 | 16.0 | Q2 |

www.ti.com 19-Dec-2012




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| CDCLVP111MVFREP | LQFP | VF | 32 | 1000 | 367.0 | 367.0 | 38.0 | |

VF (S-PQFP-G32)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity