



SBOS215C - DECEMBER 2001 - REVISED APRIL 2005

Low-Power, Single-Supply, CMOS INSTRUMENTATION AMPLIFIERS

FEATURES

- DESIGNED FOR LOW COST
- HIGH GAIN ACCURACY: G = 5, 0.02%, 2ppm/°C
- GAIN SET WITH EXT. RESISTORS FOR > 5V/V
- LOW OFFSET VOLTAGE: $\pm 250 \mu V$
- HIGH CMRR: 94dB DC, 50dB at 45kHz
- LOW BIAS CURRENT: 0.5pA
- BANDWIDTH, SLEW RATE: 2.0MHz, 5V/μs
- RAIL-TO-RAIL OUTPUT SWING: (V+) 0.02V
- WIDE TEMPERATURE RANGE: -55°C to +125°C
- LOW QUIESCENT CURRENT: 490µA max/chan
- SHUT DOWN: 0.01µA
- MSOP-8 SINGLE AND TSSOP-14 DUAL PACKAGES

DESCRIPTION

The INA331 and INA2331 are rail-to-rail output, low-power CMOS instrumentation amplifiers that offer wide range, singlesupply operation as well as bipolar-supply operation. The INA331 family provides low-cost, low-noise amplification of differential signals with a low quiescent current of 415 μ A (dropping to 0.01 μ A when shutdown). Returning to normal operation within microseconds, this INA can be used for battery or multi-channel applications.

Configured internally in a gain of 5V/V, the INA331 offers flexibility in higher gains by choosing external resistors.


APPLICATIONS

- INDUSTRIAL SENSOR AMPLIFIERS: Bridge, RTD, Thermocouple, Position
- PHYSIOLOGICAL AMPLIFIERS: ECG, EEG, EMG
- A/D CONVERTER SIGNAL CONDITIONING
- DIFFERENTIAL LINE RECEIVERS WITH GAIN
- FIELD UTILITY METERS
- PCMCIA CARDS
- AUDIO AMPLIFIERS
- COMMUNICATION SYSTEMS
- TEST EQUIPMENT
- AUTOMOTIVE INSTRUMENTATION

The INA331 rejects line noise and its harmonics, because common-mode error remains low even at higher frequencies.

High bandwidth and slew rate makes the INA331 ideal for directly driving sampling Analog-to-Digital (A/D) converters as well as general-purpose applications.

With high precision, low cost, and small packages, the INA331 outperforms discrete designs. They are specified for a wide temperature range of -55° C to $+125^{\circ}$ C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V	
Signal Input Terminals, Voltage ⁽²⁾	(V–) – 0.5V to (V+) + 0.5V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	–55°C to +125°C
Storage Temperature	–65°C to +150°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
Single INA331IDGK INA331AIDGK	MSOP-8 MSOP-8	DGK DGK	C31 C31
Dual INA2331AIPW	TSSOP-14	PW	2331A

NOTES: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS: $V_s = +2.7V$ to +5.5V

Boldface limits apply over the specified temperature range, $T_A = -55^{\circ}C$ to $125^{\circ}C$.

At T_{A} = +25°C, R_{L} = 10k $\Omega,~G$ = 25, and V_{REF} = $V_{S}/2,$ unless otherwise noted.

				INA331IDG	к	l			
PARAMETER		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT Input Offset Voltage, RTI		V _S = +5V		±250	±500		*	±1000	μV
Over Temperature	Vos				±1.7			±2.1	mV
Temperature Coefficient dV	/ _{os} /dT			±5			*		μ ν/°C
,	PSRR	$V_{S} = +2.7V$ to +5.5V		±50	±200		*	*	μV/V
vs Temperature					±220			*	μ ν/ν
Long-Term Stability				±0.4			*		μV/mont
Input Impedance		V _S = 2.7V	0.25	10 ¹³ 3	1 5	N-	*	N-	Ω pF V
Input Common-Mode Range		$V_{\rm S} = 2.7 V$ $V_{\rm S} = 5 V$	0.35 0.55		1.5 3.8	* *		* *	v
Common-Mode Rejection	CMRR		90	94	5.0	* 80	*	~	dB
-40°C to +85°C		$V_{\rm S} = 5V, V_{\rm CM} = 0.55V$ to 3.8V	77	54		75	, n		dB
Over Temperature		$V_{\rm S} = 5V, V_{\rm CM} = 0.55V$ to 3.8V	72			70			dB
••••••		$V_{\rm S} = 2.7$ V, $V_{\rm CM} = 0.35$ V to 1.5V		94			*		dB
Crosstalk, Dual							114		dB
INPUT BIAS CURRENT		$V_{CM} = V_S/2$							
Bias Current	I _B			±0.5	±10		*	*	pА
Offset Current	I _{os}			±0.5	±10		*	*	pА
NOISE, RTI		$R_{S} = 0\Omega$							_
Voltage Noise: f = 10Hz	e _N			280			*		nV/√Hz
f = 100Hz				96			*		nV/√Hz
f = 1kHz				46			*		nV/√Hz
f = 0.1Hz to $10HzCurrent Noise: f = 1kHz$:			7 0.5			*		μV _{PP} fA/√Hz
	İ _N			0.5			*		
GAIN ⁽¹⁾		C . 5	~				N-		
Gain Equation, Externally Set Range of Gain		G > 5	5	= 5 + (5R ₂ /	K ₁) 1000	*	*	*	V/V
Gain Error		G = 5	5	±0.02	±0.1	7	*	*	%
vs Temperature		G = 5		±0.02	±10		*	*	ppm/°C
Nonlinearity		$G = 25^{(2)}, V_S = 5V, V_O = 0.05$ to 4.95		±0.001	±0.010		*	*	% of FS
Over Temperature				±0.002	±0.015		*	*	% of FS
OUTPUT									
Output Voltage Swing from $Rail^{(3)}$		$R_L = 10k\Omega$	50	25		*	*		mV
Over Temperature		G > 10	50			*			mV
Capacitance Load Drive			See	Typical Cha	racteristics		*		pF
Short-Circuit Current				+48/-32			*		mA
FREQUENCY RESPONSE									
Bandwidth, –3dB	BW	G = 25		2.0			*		MHz
Slew Rate	SR	5 ,		5			*		V/μs
Settling Time, 0.1%	t _S	G = 25, C_L = 100pF, V_O = 2V step		1.7			*		μs
0.01%				2.5			*		μs
Overload Recovery		50% Input Overload G = 25		2			*		μs
POWER SUPPLY									1
Specified Voltage Range			+2.7		+5.5	*		*	V
Operating Voltage Range) (+2.5 to +5.5			*		V
Quiescent Current per Channel	Ι _Q	$V_{SD} > 2.5^{(3)}$		415	490		*	*	μΑ
Over Temperature Shutdown Quiescent Current/Char	n I _{SD}	V _{SD} < 0.8 ⁽³⁾		0.01	600 1		*	*	μ Α μΑ
	· 'SD	v _{SD} < 0.007		0.01	'		~	~ ~	
TEMPERATURE RANGE			FF		+125	×-		×-	<u>ەر</u>
Specified/Operating Range			-55 -65		+125	* *		* *	°C ℃
Storage Range Thermal Resistance	Α.	MSOP-8, TSSOP-14 Surface Mount	-co-	150	+150	T	*	*	°C/W
การกากสา กระวอเลกปร	θ_{JA}			130			7		0,00

* Specifications same as INA331IDGK

NOTES: (1) Does not include errors from external gain setting resistors.

(2) Output voltage swings are measured between the output and power-supply rails. Output swings to rail only if G ≥ 10. Output does not swing to positive rail if gain is less than 10.


(3) See typical characteristic Percent Overshoot vs Load Capacitance.

(4) See typical characteristic Shutdown Voltage vs Supply Voltage.



TYPICAL CHARACTERISTICS

At T_A = +25°C, V_S = 5V, V_{CM} = V_S/2, R_L = 10k Ω , and C_L = 100pF, unless otherwise noted.



1s/div



10

1

100


1k

Frequency (Hz)

10k

100k

At T_A = +25°C, V_S = 5V, V_{CM} = V_S/2, R_L = 10k Ω , and C_L = 100pF, unless otherwise noted.



QUIESCENT CURRENT AND SHUTDOWN CURRENT

vs POWER SUPPLY

4

Supply Voltage (V)

4.5

5

5.5

Ι_Q

 I_{SD}

3.5

3

500

450

400

350

300

250

200

150


100

50


0


2.5

I_Q (µA), I_{SD} (nA)



QUIESCENT CURRENT AND SHUTDOWN CURRENT vs TEMPERATURE







SHORT-CIRCUIT CURRENT vs TEMPERATURE 60 I_{SC+} 50 40 I_{SC-} I_{sc} (mA) 30 20 10 0 -75 -50 -25 0 25 50 75 100 125 150 Temperature (°C)






At T_A = +25°C, V_S = 5V, V_{CM} = V_S/2, R_L = 10k Ω , and C_L = 100pF, unless otherwise noted.







SMALL-SIGNAL STEP RESPONSE (G = 5, CL = 1000pF)

SMALL-SIGNAL STEP RESPONSE














50mV/div

At T_A = +25°C, V_S = 5V, V_{CM} = V_S/2, R_L = 10k Ω , and C_L = 100pF, unless otherwise noted.







SHUTDOWN VOLTAGE vs SUPPLY VOLTAGE 3 Operation in this Region 2.5 is not Recommended Normal Operation Mode 2 Shutdown (V) 1.5 1 Shutdown Mode 0.5 Part Draws Below 1µA Quiescent Current 0 5 2.5 3 3.5 4.5 5.5 4 Supply Voltage (V)



SHUTDOWN TRANSIENT BEHAVIOR










Frequency (Hz)

At T_A = +25°C, V_S = 5V, V_{CM} = V_S/2, R_L = 10k Ω , and C_L = 100pF, unless otherwise noted.





Output Current (mA)



INA331, INA2331 SBOS215C

APPLICATIONS INFORMATION

The INA331 is a modified version of the classic "two op amp" instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA331 and INA2331. The power supply should be capacitively decoupled with 0.1μ F capacitors as close to the INA331 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

OPERATING VOLTAGE

The INA331 family is fully specified over a supply range of +2.7V to +5.5V, with key parameters tested over the temperature range of -55° C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA331 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.




FIGURE 1. Basic Connections.




FIGURE 2. Single-Supply Bridge Amplifier.



SETTING THE GAIN

The ratio of R_2 to R_1 , or the impedance between pins 1, 5, and 6, determines the gain of the INA331. With an internally set gain of 5, the INA331 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5 (R_2/R_1)$$

The INA331 is designed to provide accurate gain, with gain error less than 0.1%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the error, and may become dominant error sources.

COMMON-MODE INPUT RANGE

The upper limit of the common-mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{OA1} = 5/4 V_{CM} - 1/4 V_{REF}$$

(See typical characteristics *Common-Mode Input Range vs Reference Voltage.*)

REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common-mode input of A3 should be considered according to the following equation:

$$V_{OA2} = V_{REF} + 5 (V_{IN} + - V_{IN} -)$$

For ensured operation, V_{OA2} should be less than $V_{\text{DD}}-1.2V.$

The reference pin requires a low-impedance connection. As little as 160Ω in series with the reference pin will degrade the CMRR to 80dB. The reference pin may be used to compensate for the offset voltage (see Offset Trimming section). The reference voltage level also influences the common-mode input range (see Common-Mode Input Range section).

INPUT BIAS CURRENT RETURN

With a high input impedance of $10^{13}\Omega$, the INA331 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA331 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths, the inputs will "float" to a potential that exceeds common-mode range and the input amplifier will saturate. Figure 3 shows how the bias current path can be provided in the cases of microphone applications, thermistor applications, ground returns, and dc-coupled resistive bridge applications.

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.




FIGURE 3. Providing an Input Common-Mode Path.



SHUTDOWN MODE

The shutdown pin of the INA331 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA331 goes into sleep mode within nanoseconds. For actual shutdown threshold, see the typical characteristic *Shutdown Voltage vs Supply Voltage*. Drawing less than 2μ A of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in 'sleep-mode' the amplifier has high output impedance, making the INA331 suitable for multiplexing.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than $10k\Omega$, the output voltage can swing to within 25mV of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the typical characteristic *Output Voltage Swing vs Output Current*. The INA331's low output impedance at high frequencies makes it suitable for directly driving Capacitive-Input A/D converters, as shown in Figure 4.




FIGURE 4. INA331 Directly Drives Capacitive-Input, High-Speed A/D Converter.

OUTPUT BUFFERING

The INA331 is optimized for a load impedance of $10k\Omega$ or greater. For higher output current the INA331 can be buffered using the OPA340, as shown in Figure 5. The OPA340 can swing within 50mV of the supply rail, driving a 600Ω load. The OPA340 is available in the tiny MSOP-8 package.

OFFSET TRIMMING

The INA331 is laser trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to V_{OUT} is +1. An op amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.




FIGURE 5. Output Buffering Circuit. Able to drive loads as low as 600Ω .




FIGURE 6. Optional Offset Trimming Voltage.

INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R_{LIM}, as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required.




FIGURE 7. Sample Output Buffering Circuit.

INA331, INA2331 SBOS215C



OFFSET VOLTAGE ERROR CALCULATION

The offset voltage (V_{OS}) of the INA331IDGK is specified at a maximum of 500μ V with a +5V power supply and the common-mode voltage at V_S/2. Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power-Supply Rejection Ratio (PSRR) is specified in μ V/V. For the INA331, worst case PSRR is 200 μ V/V, which means for each volt of change in power supply, the offset may shift up to 200 μ V. Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to μ V/V using the following equation:

CMRR (in μ V/V) = 10^[(CMRR in dB)/-20] • 10⁶

For the INA331, the worst case CMRR over the specified common-mode range is 90dB (at G = 25) or about 30μ V/V This means that for every volt of change in common-mode, the offset will shift less than 30μ V.

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified V_S/2.

Calculation of the worst-case expected offset would be as follows:

Adjusted V_{OS} = Maximum specified V_{OS} + (power-supply variation) • PSRR + (common-mode variation) • CMRR

 $V_{OS} = 0.5mV + (1.7V \bullet 200\mu V) + (0.65V \bullet 30\mu V)$ = ±0.860mV

However, the typical value will be smaller, as seen in the Typical Characteristics.

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F , as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA331's RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also, R_X and C_L can be added to reduce high-frequency noise.




FIGURE 8. Feedback Capacitor Improves Dynamic Performance.

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

$$R_{IN} \bullet C_{IN} = R_F \bullet C_F$$

Where C_{IN} is equal to the INA331's RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.

APPLICATION CIRCUITS

MEDICAL ECG APPLICATIONS

Figure 9 shows the INA331 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two $2M\Omega$ resistors. This potential through a buffer provides an optional right leg drive.

Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

LOW-POWER, SINGLE-SUPPLY DATA ACQUISITION SYSTEMS

Refer to Figure 4 to see the INA331 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA331 is ideal for low-power data acquisition.




FIGURE 9. Simplified ECG Circuit for Medical Applications.





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA2331AIPWR	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2331A	Samples
INA2331AIPWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2331A	Samples
INA331AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples
INA331IDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	C31	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



10-Jun-2014

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2331AIPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA2331AIPWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA331AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA331IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2331AIPWR	TSSOP	PW	14	2500	367.0	367.0	35.0
INA2331AIPWT	TSSOP	PW	14	250	210.0	185.0	35.0
INA331AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA331AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
INA331IDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA331IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated