













ISO1540, ISO1541

SLLSEB6C -JULY 2012-REVISED JUNE 2015

# ISO154x Low-Power Bidirectional I<sup>2</sup>C Isolators

#### **Features**

- Isolated Bidirectional, I<sup>2</sup>C Compatible, Communication
- Supports up to 1-MHz Operation
- 3-V to 5.5-V Supply Range
- Open-Drain Outputs With 3.5-mA Side 1 and 35mA Side 2 Sink Current Capability
- -40°C to +125°C Operating Temperature
- ±50-kV/µs Transient Immunity (Typical)
- HBM ESD Protection of 4 kV on All Pins; 8 kV on Bus Pins
- Safety and Regulatory Approvals
  - 4242-V<sub>PK</sub> Isolation per DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
  - 2500-V<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
  - CQC Basic Insulation per GB4943.1-2011

### Applications

- Isolated I<sup>2</sup>C Buses
- SMBus and PMBus Interfaces
- Open-Drain Networks
- Motor Control Systems
- **Battery Management**
- I<sup>2</sup>C Level Shifting

### 3 Description

The ISO1540 and ISO1541 devices are low-power. bidirectional isolators that are compatible with I<sup>2</sup>C interfaces. These devices have their logic input and output buffers separated by TI's Capacitive Isolation technology using a silicon dioxide (SiO<sub>2</sub>) barrier. When used with isolated power supplies, these devices block high voltages, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

This isolation technology provides for function, performance. size, and power consumption advantages when compared to optocouplers. The ISO1540 and ISO1541 devices enable a complete isolated I<sup>2</sup>C interface to be implemented within a small form factor.

The ISO1540 has two isolated bidirectional channels for clock and data lines while the ISO1541 has a bidirectional data and a unidirectional clock channel. The ISO1541 is useful in applications that have a single Master while the ISO1540 is ideally fit for multimaster applications.


Isolated bidirectional communications accomplished within these devices by offsetting the Side 1 Low-Level Output Voltage to a value greater than the Side 1 High-Level Input Voltage, thus preventing an internal logic latch that otherwise would occur with standard digital isolators.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ISO1540 ISO1541	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





#### **Table of Contents**

1	Features 1		9.2 Functional Block Diagrams	13
2	Applications 1		9.3 Feature Description	14
3	Description 1		9.4 Device Functional Modes	16
4	Revision History2	10	Application and Implementation	17
5	Device Comparison Table3		10.1 Application Information	13
6	Pin Configuration and Functions		10.2 Typical Application	20
7	Specifications	11	Power Supply Recommendations	22
'	7.1 Absolute Maximum Ratings	12	Layout	23
	7.2 ESD Ratings		12.1 Layout Guidelines	23
	7.3 Recommended Operating Conditions		12.2 Layout Example	2
	7.4 Thermal Information	13	Device and Documentation Support	24
	7.5 Electrical Characteristics 5		13.1 Documentation Support	
	7.6 Timing Requirements 6		13.2 Related Links	
	7.7 Switching Characteristics		13.3 Community Resources	24
	7.8 Typical Characteristics		13.4 Trademarks	24
8	Parameter Measurement Information 10		13.5 Electrostatic Discharge Caution	24
9	Detailed Description		13.6 Glossary	24
J	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	24

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision B (May 2013) to Revision C

**Page** 

- Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device

#### Changes from Revision A (October 2012) to Revision B

•	Change Safety Feature From: (VDE 0884 Part 2) (Pending) To: (VDE 0884 Part 2) (Approved)	. 1
•	Changed, VDE column From: File number: 40016131 (pending) To: File number: 40016131	16

#### Changes from Original (July 2012) to Revision A

**Page** 

Page

- Changed From: CSA Component Acceptance Notice 5A (Pending) To: CSA Component Acceptance Notice 5A
- Changed From: IEC 60950-1 and IEC 61010-1 End Equipment Standards (Pending) To: IEC 60950-1 and IEC

Submit Documentation Feedback

Copyright © 2012-2015, Texas Instruments Incorporated




### 5 Device Comparison Table

PRODUCT	RATED ISOLATION	PACKAGE	CHANNEL DIRECTION
ISO1540	4242-V <sub>PK</sub> and 2500-V <sub>RMS</sub> <sup>(1)</sup>		Both SDA and SCL are bidirectional
ISO1541		D-8	SDA is bidirectional SCL is unidirectional

<sup>(1)</sup> See Regulatory Information for detailed Isolation specifications.

### 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN	I/O		DESCRIPTION		
NAME	NO.	ISO1540	ISO1541	ISO1540	ISO1541	
GND1	4	_	_	Ground, Side 1	Ground, Side 1	
GND2	5	_	_	Ground, Side 2	Ground, Side 2	
SCL1	3	I/O	I	Serial Clock Input/Output, Side 1	Serial Clock Input, Side 1	
SCL2	6	I/O	0	Serial Clock Input/Output, Side 2	Serial Clock Output, Side 2	
SDA1	2	I/O	I/O	Serial Data, Side 1 Input/Output	Serial Data, Side 1 Input/Output	
SDA2	7	I/O	I/O	Serial Data Input/Output, Side 2	Serial Data Input/Output, Side 2	
VCC1	1	_	_	Supply Voltage, Side 1	Supply Voltage, Side 1	
VCC2	8	_	_	Supply Voltage, Side 2	Supply Voltage, Side 2	

### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

			MIN	MAX	UNIT
		VCC1, VCC2	-0.5	6	
V	Voltage	SDA1, SCL1	-0.5	VCC1 + 0.5 <sup>(3)</sup>	V
		SDA2, SCL2	-0.5	VCC2 + 0.5 <sup>(3)</sup>	
	Output current	SDA1, SCL1	-20	20	<b></b> Λ
IO		SDA2, SCL2	-100	100	mA
$T_{J(MAX)}$	AX) Maximum junction temperature			150	°C
T <sub>stg</sub>	Storage temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values here within are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

(3) Maximum voltage must not exceed 6 V.



### 7.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC	Bus pins	±8000	
		JS-001 <sup>(1)</sup>	All pins	±4000	
		Charged-device model (CDM), per JEDEC specification C101 (2)	±1500	V	
		Machine Model JEDEC JESD22-A115-A, all pins	±200		

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
   JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VCC1, VCC2	Supply Voltage	3	5.5	V
V <sub>SDA1</sub> , V <sub>SCL1</sub>	Input and Output Signal Voltages, Side 1	0	VCC1	V
V <sub>SDA2</sub> , V <sub>SCL2</sub>	Input and Output Signal Voltages, Side 2	0	VCC2	V
V <sub>IL1</sub>	Low-Level Input Voltage, Side 1	0	0.5	V
V <sub>IH1</sub>	High-Level Input Voltage, Side 1	0.7 x VCC1	VCC1	V
V <sub>IL2</sub>	Low-Level Input Voltage, Side 2	0	0.3 x VCC2	V
V <sub>IH2</sub>	High-Level Input Voltage, Side 2	0.7 × VCC2	VCC2	V
I <sub>OL1</sub>	Output Current, Side 1	0.5	3.5	mA
I <sub>OL2</sub>	Output Current, Side 2	0.5	35	mA
C <sub>b1</sub>	Maximum Capacitive Load, Side 1		40	pF
C <sub>b2</sub>	Maximum Capacitive Load, Side 2		400	pF
f <sub>MAX</sub>	Maximum Operating Frequency (1)		1	MHz
T <sub>A</sub>	Ambient Temperature	-40	125	°C
TJ	Junction Temperature	-40	136	°C
T <sub>SD</sub>	Thermal Shutdown	139	171	°C

<sup>(1)</sup> This represents the maximum frequency with the maximum bus load (C<sub>b</sub>) and the maximum current sink (I<sub>O</sub>). If the system has less bus capacitance, then higher frequencies can be achieved.

#### 7.4 Thermal Information

		ISO1540, ISO1541	
	THERMAL METRIC <sup>(1)</sup>	D [SOIC]	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

over recommended operating conditions, unless otherwise noted

	nended operating condit  PARAMETER	,		CONDITIONS	MIN	TYP	MAX	UNIT
SIIDDI V CII	IRRENT (3 V ≤ VCC1, VCC	2 < 3 6 \/\	1201	JUNDINION	IVIIIV		MAA	ONT
SUPPLI CU	RKENI (3 V 2 VCCI, VCC	· · · · · · · · · · · · · · · · · · ·				2.4	3.6	mΛ
I <sub>CC1</sub>	Supply Current, Side 1	ISO1540 ISO1541	V <sub>SDA1</sub> ,			2.4	3.3	mA m ^
			$V_{SCL1} = GND1;$ $V_{SDA2},$			2.1	3.3	mA
I <sub>CC2</sub>	Supply Current, Side 2	ISO1540 and ISO1541	$V_{SCL2} = GND2$	See Figure 18; R <sub>1</sub> ,R <sub>2</sub> = Open,		1.7	2.7	mA
I <sub>CC1</sub>	Supply Current, Side 1	ISO1540	V <sub>SDA1</sub> ,	$C_1, C_2 = Open$		2.5	3.8	mA
•001		ISO1541	$V_{SCL1} = VCC1;$			2.3	3.6	mA
I <sub>CC2</sub>	Supply Current, Side 2	ISO1540 and ISO1541	$V_{SDA2}$ , $V_{SCL2} = VCC2$			1.9	3.1	mA
SUPPLY CU	IRRENT (4.5 V ≤ VCC1, VC	CC2 ≤ 5.5 V)						
	Cumply Current Cide 1	ISO1540	V <sub>SDA1</sub> ,			3.1	4.7	A
I <sub>CC1</sub>	Supply Current, Side 1	ISO1541	$V_{SCL1} = GND1;$			2.8	4.4	mA
I <sub>CC2</sub>	Supply Current, Side 2	ISO1540 and ISO1541	$V_{SDA2}$ , $V_{SCL2} = GND2$	See Figure 18;		2.3	3.7	mA
	Overally Overage Olds 4	ISO1540	V <sub>SDA1</sub> ,	$R_1,R_2 = Open,$ $C_1,C_2 = Open$		3.1	4.7	4
I <sub>CC1</sub>	Supply Current, Side 1	ISO1541	$V_{SCL1} = VCC1;$	1,-2		2.9	4.5	mA
I <sub>CC2</sub>	Supply Current, Side 2	ISO1540 and ISO1541	$V_{SDA2}$ , $V_{SCL2} = VCC2$			2.5	4	mA
SIDE 1 (ONL								-
V <sub>ILT1</sub>	Voltage Input Threshold Side 1 (SDA1, SCL1)	"Low",			500	550	660	mV
V <sub>IHT1</sub>	Voltage Input Threshold Side 1 (SDA1, SCL1)	"High",			540	610	700	mV
V <sub>HYST1</sub>	Voltage Input Hysteresis Side 1 V <sub>IHT1</sub> - V <sub>ILT1</sub>	i,			40	60		mV
V <sub>OL1</sub> <sup>(1)</sup>	Low-Level Output Voltag Side 1 (SDA1,SCL1)	je,			650		800	mV
ΔV <sub>OIT1</sub> <sup>(1)</sup> (2)	Low-Level Output Voltage Input Voltage Threshold Side 1 (SDA1, SCL1)		0.5 mA ≤ (I <sub>SDA1</sub> and I <sub>SCL1</sub> ) ≤ 3.5 mA		50			mV
SIDE 2 (ONL	_Y)							
$V_{ILT2}$	Voltage Input Threshold Side 2 (SDA2, SCL2)	"Low",			0.3 x VCC2		0.4 x VCC2	V
V <sub>IHT2</sub>	Voltage Input Threshold Side 2 (SDA2, SCL2)	"High",			0.4 x VCC2		0.5 x VCC2	V
V <sub>HYST2</sub>	Voltage Input Hysteresis Side 2 V <sub>IHT2</sub> - V <sub>ILT2</sub>	,			0.05 x VCC2			V
V <sub>OL2</sub>	Low-Level Output Voltag Side 2 (SDA2, SCL2)	je,	0.5 mA ≤ (I <sub>SDA2</sub> a	and I <sub>SCL2</sub> ) ≤ 35 mA			0.4	٧
BOTH SIDES	S		<del>-                                    </del>					
1 <sub>1</sub>	Input Leakage Currents (SDA1, SCL1, SDA2, SC	CL2)	$V_{SDA1}, V_{SCL1} = V$ $V_{SDA2}, V_{SCL2} = V$	CC1; CC2		0.01	10	μΑ
C <sub>I</sub>	Input Capacitance to Local Ground (SDA1, SCL1, SDA2, SCL2)		$V_1 = 0.4 \text{ x sin}(2E6)$			7		pF
CMTI	Common-Mode Transier		See Figure 20		25	50		kV/µs
V <sub>CCUV</sub> <sup>(3)</sup>	VCC Undervoltage Lock (Side 1 and Side 2)	•			2.1	2.5	2.8	V

 <sup>(1)</sup> This parameter does not apply to the ISO1541 SCL1 line as it is unidirectional.
 (2) ΔV<sub>OIT1</sub> = V<sub>OL1</sub> - V<sub>IHT1</sub>. This represents the minimum difference between a Low-Level Output Voltage and a High-Level Input Voltage

Threshold to prevent a permanent latch condition that would otherwise exist with bidirectional communication.

Any VCC voltages, on either side, less than the minimum will ensure device lockout. Both VCC voltages greater than the maximum will prevent device lockout.



### 7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
t <sub>SP</sub>	Input Noise Filter			12		ns
t <sub>UVLO</sub>	Time to recover from Undervoltage Lock-out	See Figure 21 2.7 V to 0.9 V	30	50	110	μs

### 7.7 Switching Characteristics

over recommended operating conditions, unless otherwise noted

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
3 V ≤ VCC1	, VCC2 ≤ 3.6 V	-				•	
	Output Signal Fall Time	See Figure 18	0.7 x VCC1 to 0.3 x VCC1	8	17	17 29	
t <sub>f1</sub>	(SDA1, SCL1)	$R_1 = 953 \Omega,$ $C_1 = 40 pF$	0.9 × VCC1 to 900 mV	16	29	48	ns
	Output Signal Fall Time	See Figure 18	0.7 x VCC2 to 0.3 x VCC2	14	23	47	1
t <sub>f2</sub>	(SDA2, SCL2)	$R_2 = 95.3 \Omega,$ $C_2 = 400 \text{ pF}$	0.9 × VCC2 to 400 mV	35	50	100	ns
t <sub>pLH1-2</sub>	Low-to-High Propagation Delay, Side 1 to Side 2		0.55 V to 0.7 × VCC2		33	65	ns
t <sub>PHL1-2</sub>	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		90	181	ns
PWD <sub>1-2</sub>	Pulse Width Distortion $ t_{pHL1-2} - t_{pLH1-2} $	See Figure 18 $R_1 = 953 \Omega$ ,			55	123	ns
t <sub>PLH2-1</sub> <sup>(1)</sup>	Low-to-High Propagation Delay, Side 2 to Side 1	$R_2 = 95.3 \Omega,$ $C_1, C_2 = 10 \text{ pF}$	0.4 × VCC2 to 0.7 × VCC1		47	68	ns
t <sub>PHL2-1</sub> (1)	High-to-Low Propagation Delay, Side 2 to Side 1		0.4 × VCC2 to 0.9 V		67	109	ns
PWD <sub>2-1</sub> <sup>(1)</sup>	Pulse Width Distortion $ t_{pHL2-1} - t_{pLH2-1} $				20	49	ns
t <sub>LOOP1</sub> (1)	Round-trip propagation delay on Side 1	See Figure 19; $R_1 = 953 \Omega$ , $C_1 = 40 pF$ $R_2 = 95.3 \Omega$ , $C_2 = 400 pF$	0.4 V to 0.3 × VCC1		100	165	ns
4.5 V ≤ VC0	C1, VCC2 ≤ 5.5 V					•	
	Output Signal Fall Time	See Figure 18	0.7 x VCC1 to 0.3 x VCC1	6	11	20	1
t <sub>f1</sub>	(SDA1, SČL1)	$R_1 = 1430 \Omega,$ $C_1 = 40 pF$	0.9 × VCC1 to 900 mV	13	21	39	ns
	Output Signal Fall Time	See Figure 18	0.7 x VCC2 to 0.3 x VCC2	10	18	35	1
t <sub>f2</sub>	(SDA2, SCL2)	$R_2 = 143 \Omega,$ $C_2 = 400 \text{ pF}$	0.9 x VCC2 to 400 mV	28	41	76	ns
t <sub>pLH1-2</sub>	Low-to-High Propagation Delay, Side 1 to Side 2		0.55 V to 0.7 × VCC2		31	62	ns
t <sub>PHL1-2</sub>	High-to-Low Propagation Delay, Side 1 to Side 2		0.7 V to 0.4 V		70	139	ns
PWD <sub>1-2</sub>	Pulse Width Distortion $ t_{pHL1-2} - t_{pLH1-2} $	See Figure 18 R <sub>1</sub> = 1430 Ω,			38	80	ns
t <sub>PLH2-1</sub> (1)	Low-to-High Propagation Delay, Side 2 to Side 1	$R_2 = 143 \Omega,$ $C_{1, 2} = 10 \text{ pF}$	0.4 × VCC2 to 0.7 × VCC1		55	80	ns
t <sub>PHL2-1</sub> (1)	High-to-Low Propagation Delay, Side 2 to Side 1		0.4 × VCC2 to 0.9 V		47	85	ns
PWD <sub>2-1</sub> <sup>(1)</sup>	Pulse Width Distortion  t <sub>pHL2-1</sub> - t <sub>pLH2-1</sub>				8	21	ns
t <sub>LOOP1</sub> (1)	Round-trip propagation delay on Side 1	See Figure 19; $R_1 = 1430 \Omega$ , $C1 = 40 pF$ $R_2 = 143 \Omega$ , $C2 = 400 pF$	0.4 V to 0.3 × VCC1		110	180	ns


<sup>(1)</sup> This parameter does not apply to the ISO1541 SCL1 line as it is unidirectional.

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated




### 7.8 Typical Characteristics




# TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**





### 8 Parameter Measurement Information




Figure 18. Test Diagram




Figure 19.  $t_{Loop1}$  Setup and Timing Diagram




Figure 20. Common-Mode Transient Immunity Test Circuit



### **Parameter Measurement Information (continued)**




Figure 21.  $t_{\text{UVLO}}$  Test Circuit and Timing Diagrams



### 9 Detailed Description

#### 9.1 Overview

The I<sup>2</sup>C bus is used in a wide range of applications because it is simple to use. The bus consists of a two-wire communication bus that supports bidirectional data transfer between a master and several slaves. The master or processor controls the bus – in particular, the serial clock (SCL) line. Data is transferred between the master and slave through a serial data (SDA) line. This data can be transferred in four speeds: standard mode (0 to 100 kbps), fast mode (0 to 400 kbps), fast-mode plus (0 to 1 Mbps), and high-speed mode (0 to 3.4 Mbps). The most common speeds are the standard and fast modes.

The I<sup>2</sup>C Bus operates in bidirectional, half-duplex mode, while standard digital isolators are unidirectional devices. To make efficient use of one technology supporting the other, external circuitry is required that separates the bidirectional bus into two unidirectional signal paths without introducing significant propagation delay. These devices have their logic input and output buffers separated by Tl's capacitive isolation technology using a silicon dioxide (SiO<sub>2</sub>) barrier. When used in conjunction with isolated power supplies, these devices block high voltages, isolate grounds, and prevent noise currents from entering the local ground and interfering with or damaging sensitive circuitry.

### 9.2 Functional Block Diagrams




Figure 22. ISO1540 Block Diagram



### **Functional Block Diagrams (continued)**




Figure 23. ISO1541 Block Diagram



#### 9.3 Feature Description

The ISO device enables a complete isolated I<sup>2</sup>C interface to be implemented within a small form factor having following features:

**Table 1. Features List** 

FEATURES DESCRIPTION	ISO1540	ISO1541
UL 1577 Isolation Voltage (Single) (Vrms)	2500	2500
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Transient Overvoltage Rating (Vpk)	4242	4242
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Working Voltage Rating (Vpk)	566	566
CSA Isolation Rating (Vrms)	2800	2800
CSA 60950-1 Basic Working (Vrms)	390	390
CSA 61010-1 Basic Working (Vrms)	300	300
CSA 61010-1 Reinforced Working (Vrms)	150	150
Data Rate (Mbps)	1	1
Number of Channels	2	2
Serial Clock	Bidirectional	Unidirectional
Serial Data	Bidirectional	Bidirectional
Operating Temperature (°C)	-40 to 125	-40 to 125
Pin/Package	SOIC (8)	SOIC (8)

### 9.3.1 Insulation and Safety-Related Specification for D-8 Package

over recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal-to-terminal distance through air	4.8			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal-to-terminal distance across the package surface	4.3			mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112 / VDE 0303 Part 1	>400			V
	Minimum internal gap (internal clearance)	Distance through the insulation	0.014			mm
Б	Isolation resistance, input to	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C		>10 <sup>12</sup>		Ω
R <sub>IO</sub>	output <sup>(1)</sup>	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$		>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(1)</sup>	V <sub>IO</sub> = 0.4 x sin(2E6πt)		1		pF
Cı	Input capacitance (2)		See Electric	al Characteris	tics	pF

<sup>(1)</sup> All pins on each side of the barrier tied together creating a 2-terminal device.

#### **NOTE**

Creepage and clearance requirements should be applied according to the specific application isolation standards. Care should be taken to maintain these distances on a board design to ensure that the mounting pads for the isolator do not reduce this distance.

Creepage and clearance on the printed-circuit-board (PCB) become equal in certain cases. Techniques such as inserting grooves and/or ribs on the PCB are used to help increase these specifications.

Product Folder Links: ISO1540 ISO1541

<sup>(2)</sup> Measured from input pin to ground.



### 9.3.2 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics (3)

over recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V <sub>IORM</sub>	Maximum working insulation voltage		566	$V_{PEAK}$
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial Discharge < 5 pC	906	
$V_{PR}$	Input-to-Output test voltage	Method b1, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.875$ , t = 1 s (100% production), Partial Discharge < 5 pC	1062	V <sub>PEAK</sub>
		After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial Discharge < 5 pC	680	
$V_{IOTM}$	Transient overvoltage	V <sub>TEST</sub> = V <sub>OITM</sub> t = 60 s (qualification) t = 1 s (100% production)	4242	$V_{PEAK}$
R <sub>S</sub>	Insulation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω
	Pollution degree		2	

<sup>(3)</sup> Climatic Classification 40/125/21

#### 9.3.3 IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Ш
	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–III
	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I–II

#### 9.3.4 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current-limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply	D-8	$R_{\theta JA} = 114.6$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			198	A
IS	current	D-6	$R_{\theta JA} = 114.6$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			303	mA
Ts	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in *Absolute Maximum Ratings*. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in *Thermal Information* is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Product Folder Links: ISO1540 ISO1541






Figure 24. ISO154x Thermal Derating Curve

### 9.3.5 Regulatory Information

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884- 10):2006-12 and DIN EN 61010-1	Certified according to CSA Component Acceptance Notice 5A, CSA/IEC 60950-1 and CSA/IEC 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1- 2011
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> Maximum Working Voltage, 566 V <sub>PK</sub>	Basic insulation per CSA 60950-1-07 and IEC 60950-1 (2nd Ed), 390 V <sub>RMS</sub> maximum working voltage Basic insulation per CSA 61010-1-04 and IEC 61010-1 (2nd Ed), 300 V <sub>RMS</sub> maximum working voltage Reinforced insulation per CSA 61010-1-04 and IEC 61010-1 (2nd Ed), 150 V <sub>RMS</sub> maximum working voltage	Single Protection Isolation Voltage, 2500 V <sub>RMS</sub> <sup>(1)</sup>	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40016131	Master contract number: 220991	File number: E181974	Certificate number : CQC14001109540

<sup>(1)</sup> Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

#### 9.4 Device Functional Modes

ISO154x functional modes are shown in Table 2.

Table 2. Function Table<sup>(1)</sup>

POWER STATE	INPUT	OUTPUT
VCC1 or VCC2 < 2.1 V	X	Z
VCC1 and VCC2 > 2.8 V	L	L
VCC1 and VCC2 > 2.8 V	Н	Z
VCC1 and VCC2 > 2.8 V	Z <sup>(2)</sup>	?

- (1) H = High Level; L = Low Level; Z = High Impedance or Float; X = Irrelevant; ? = Indeterminate
- (2) Invalid input condition as an I<sup>2</sup>C system requires that a pullup resistor to VCC is connected.



### 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

#### 10.1.1 I<sup>2</sup>C Bus Overview

The Inter-Integrated Circuit (I<sup>2</sup>C) bus is a single-ended, multi-master, 2-wire bus for efficient inter-IC communication in half-duplex mode.

I<sup>2</sup>C uses open-drain technology, requiring two lines, Serial Data (SDA) and Serial Clock (SCL), to be connected to VDD by resistors (see Figure 25). Pulling the line to ground is considered a logic Zero while letting the line float is a logic One. This is used as a channel access method. Transitions of logic states must occur while SCL is Low, transitions while SCL is high indicate START and STOP conditions. Typical supply voltages are 3.3 V and 5 V, although systems with higher or lower voltages are permitted.




Figure 25. I<sup>2</sup>C Bus

I<sup>2</sup>C communication uses a 7-bit address space with 16 reserved addresses, so a theoretical maximum of 112 nodes can communicate on the same bus. In praxis, however, the number of nodes is limited by the specified, total bus capacitance of 400 pF, which restricts communication distances to a few meters.

The specified signaling rates for the ISO1540 and ISO1541 are 100 kbps (Standard mode), 400 kbps (Fast mode), 1 Mbps (Fast mode plus).

The bus has two roles for nodes: master and slave. A master node issues the clock, slave addresses, and also initiates and ends data transactions. A slave node receives the clock and addresses and responds to requests from the master. Figure 26 shows a typical data transfer between master and slave.

### **Application Information (continued)**




Figure 26. Timing Diagram of a Complete Data Transfer

The master initiates a transaction by creating a START condition, following by the 7-bit address of the slave it wishes to communicate with. This is followed by a single Read/Write bit, representing whether the master wishes to write to (0), or to read from (1) the slave. The master then releases the SDA line to allow the slave to acknowledge the receipt of data.

The slave responds with an acknowledge bit (ACK) by pulling SDA low during the entire high time of the 9th clock pulse on SCL, after which the master continues in either transmit or receive mode (according to the R/W bit sent), while the slave continues in the complementary mode (receive or transmit, respectively).

The address and the 8-bit data bytes are sent most significant bit (MSB) first. The START bit is indicated by a high-to-low transition of SDA while SCL is high. The STOP condition is created by a low-to-high transition of SDA while SCL is high.

If the master writes to a slave, it repeatedly sends a byte with the slave sending an ACK bit. In this case, the master is in master-transmit mode and the slave is in slave-receive mode.

If the master reads from a slave, it repeatedly receives a byte from the slave, while acknowledging (ACK) the receipt of every byte but the last one (see Figure 27). In this situation, the master is in master-receive mode and the slave is in slave-transmit mode.

The master ends the transmission with a STOP bit, or may send another START bit to maintain bus control for further transfers.




Figure 27. Transmit or Receive Mode Changes During a Data Transfer

When writing to a slave, a master mainly operates in transmit-mode and only changes to receive-mode when receiving acknowledgment from the slave.

When reading from a slave, the master starts in transmit-mode and then changes to receive-mode after sending a READ request (R/W bit = 1) to the slave. The slave continues in the complementary mode until the end of a transaction.

Note, that the master ends a reading sequence by not acknowledging (NACK) the last byte received. This procedure resets the slave state machine and allows the master to send the STOP command.



#### **Application Information (continued)**

#### 10.1.2 Isolator Functional Principle

To isolate a bidirectional signal path (SDA or SCL), the ISO1540 internally splits a bidirectional line into two unidirectional signal lines, each of which is isolated through a single-channel digital isolator. Each channel output is made open-drain to comply with the open-drain technology of I<sup>2</sup>C. Side 1 of the ISO1540 connects to a low-capacitance I<sup>2</sup>C node, while Side 2 is designed for connecting to a fully loaded I<sup>2</sup>C bus with up to 400 pF capacitance.




Figure 28. SDA Channel Design and Voltage Levels at SDA1

At first sight, the arrangement of the internal buffers suggests a closed signal loop that is prone to latch-up. However, this loop is broken by implementing an output buffer (B) whose output low-level is raised by a diode drop to approximately 0.75 V, and the input buffer (C) that consists of a comparator with defined hysteresis. The comparator's upper and lower input thresholds then distinguish between the proper low-potential of 0.4 V maximum driven directly by SDA1 and the buffered output low-level of B.

Figure 29 demonstrate the switching behavior of the I<sup>2</sup>C isolator, ISO1540, between a master node at SDA1 and a heavy loaded bus at SDA2.




Figure 29. SDA Channel Timing in Receive and Transmit Directions

#### 10.1.2.1 Receive Direction (Left Diagram of Figure 29)

When the  $I^2C$  bus drives SDA2 low, SDA1 follows after a certain delay in the receive path. Its output low will be the buffered output of  $V_{OL1} = 0.75$  V, which is sufficiently low to be detected by Schmitt-trigger inputs with a minimum input-low voltage of  $V_{IL} = 0.9$  V at 3 V supply levels.

Once SDA2 is released, its voltage potential increases towards VCC2 following the time-constant formed by  $R_{PU2}$  and  $C_{bus}$ . After the receive delay, SDA1 is released and also rises towards VCC1, following the time-constant  $R_{PU1} \times C_{node}$ . Because of the significant lower time-constant, SDA1 may reach VCC1 before SDA2 reaches VCC2 potential.



#### **Application Information (continued)**

#### 10.1.2.2 Transmit Direction (Right Diagram of Figure 29)

When a master drives SDA1 low, SDA2 follows after a certain delay in the transmit direction. When SDA2 turns low it also causes the output of buffer B to turn low but at a higher 0.75 V level. This level cannot be observed immediately as it is overwritten by the master's lower low-level.

However, when the master releases SDA1, its voltage potential increases and first must pass the upper input threshold of the comparator,  $V_{IHT1}$ , to release SDA2. SDA1 then increases further until it reaches the buffered output level of  $V_{OL1} = 0.75$  V, maintained by the receive path. Once comparator C turns high, SDA2 is released after the delay in transmit direction. It takes another receive delay until B's output turns high and fully releases SDA1 to move toward VCC1 potential.

### 10.2 Typical Application

In Figure 30, the ultra low-power micro controller, MSP430G2132, controls the I<sup>2</sup>C data traffic of configuration data and conversion results for the analog inputs and outputs. Low-power data converters build the analog interface to sensors and actuators. The ISO1541 provides the necessary isolation between different ground potentials of the system controller, remote sensor, and actuator circuitry to prevent ground loop currents that otherwise may falsify the acquired data.

The entire circuit operates from a single 3.3-V supply. A low-power push-pull converter, SN6501, drives a center-tapped transformer whose output is rectified and linearly regulated to provide a stable 5-V supply for the data converters.




Figure 30. Isolated I<sup>2</sup>C Data Acquisition System

### 10.2.1 Design Requirements

Recommended power supply voltages (VCC1 and VCC2) must be from 3 V to 5.5 V. Recommended decoupling capacitor of 0.1- $\mu F$  is required between both VCC1 to GND1 and VCC2 to GND2, to take care of power supply voltages transient and to ensure reliable operation at all data rates.



### **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure

The power supply capacitor of 0.1-µF must be placed as close to the power supply pins as possible. Recommended placement of capacitors must be 2-mm maximum from input and output power supply pins (VCC1 and VCC2).

Maximum load permissible on input SDA1 and SCL1 lines is  $\leq$  40 pF and on output lines SDA2 and SCL2 is  $\leq$  400 pF.

Minimum pullup resistors on input SDA1 and SCL1 lines to VCC1 must be chosen in such a way that input current drawn is  $\leq 3.5$  mA. Minimum pullup resistors on input SDA2 and SCL2 lines to VCC2 must be chosen in such a way that output current drawn is  $\leq 35$  mA. Whereas maximum pullup resistors on input lines (SDA1 and SCL1) to VCC1 and on output lines (SDA1 and SCL1) to VCC2, will depend on load and rise time requirements on respective lines.




Figure 31. Typical ISO1540 Circuit Hookup




Figure 32. Typical ISO1541 Circuit Hookup

### **Typical Application (continued)**

#### 10.2.3 Application Curve




Figure 33. Side 1: Low-to-High Transition

### 11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a  $0.1-\mu F$  bypass capacitor at input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0).



### 12 Layout

#### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 34). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

#### **NOTE**

For detailed layout recommendations, see Application Note *Digital Isolator Design Guide*, SLLA284.

#### 12.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over less expensive alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

#### 12.2 Layout Example




Figure 34. Recommended Layer Stack



### 13 Device and Documentation Support

#### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- SLLSEA0, Transformer Driver for Isolated Power Supplies
- SLLA284, Digital Isolator Design Guide
- SLLA353, TI Isolation Glossary

#### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO1540	Click here	Click here	Click here	Click here	Click here
ISO1541	Click here	Click here	Click here	Click here	Click here

### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: ISO1540 ISO1541





14-Oct-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_		_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ISO1540D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IS1540	Samples
ISO1540DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IS1540	Samples
ISO1541D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IS1541	Samples
ISO1541DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IS1541	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

14-Oct-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2016

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1540DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO1541DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Aug-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1540DR	SOIC	D	8	2500	367.0	367.0	38.0
ISO1541DR	SOIC	D	8	2500	367.0	367.0	38.0

## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity www.ti.com/wirelessconnectivity