SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002


- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- pnp Inputs Reduce dc Loading

description/ordering information


These octal buffers/drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. When these devices are used with the 'ALS241, 'AS241A, 'ALS244, and 'AS244A devices, the circuit designer has a choice of selected combinations of inverting noninverting outputs, symmetrical active-low output-enable (OE) inputs, and complementary OE and OE inputs. These devices feature high fan-out and improved fan-in.

The -1 version of SN74ALS240A is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is 48 mA. There is no -1 version of the SN54ALS240A.

SN54ALS240A, SN54AS240A...JOR W PACKAGE SN74ALS240A...DB, DW, N, OR NS PACKAGE SN74AS240A . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS240A, SN54AS240A...FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN74ALS240AN	SN74ALS240AN
	PDIP – N	Tube	SN74ALS240A-1N	SN74ALS240A-1N
			SN74AS240AN	SN74AS240AN
		Tube	SN74ALS240ADW	ALS240A
	SOIC - DW	Tape and reel	SN74ALS240ADWR	AL3240A
		Tube	SN74ALS240A-1DW	ALS240A-1
0°C to 70°C		Tape and reel	SN74ALS240A-1DWR	AL3240A-1
		Tube	SN74AS240ADW	AS240A
		Tape and reel	SN74AS240ADWR	A3240A
	SOP – NS	Tape and reel	SN74ALS240ANSR	ALS240A
	30F = N3	rape and reer	SN74ALS240A-1NSR	ALS240A-1
	SSOP – DB	Topo and roal	SN74ALS240ADBR	G240A
	330F - DB	Tape and reel	SN74ALS240A-1DBR	G240A-1

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

description/ordering information (continued)

ORDERING INFORMATION

TA	PACKA	GE [†]	ORDERABLE PART NUMBER	TOP-SIDE Marking	
	CDIP – J	Tube	SNJ54ALS240AJ	SNJ54ALS240AJ	
	CDIF = J	Tube	SNJ54AS240AJ	SNJ54AS240AJ	
_55°C to 125°C	CFP – W	Tube	SNJ54ALS240AW	SNJ54ALS240AW	
-55 C to 125 C		Tube	SNJ54AS240AW	SNJ54AS240AW	
	LCCC – FK	Tube	SNJ54ALS240AFK	SNJ54ALS240AFK	
	LCCC - FK	Tube	SNJ54AS240AFK	SNJ54AS240AFK	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each buffer)

INP	UTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	X	z



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}		 7 V
Input voltage, V _I		 7 V
Voltage applied to a disabled 3-state output		 5.5 V
Package thermal impedance, θ _{JA} (see Note 1	1): DB package	 70°C/W
	DW package	 58°C/W
	N package .	 70°C/W
	NS package	 60°C/W
Storage temperature range, T _{stg}		 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2			V	
V	Low-level input voltage	SN54ALS240A	0.7			V	
VIL	Low level input voltage	SN74ALS240A, 'AS240A			0.8		
1	Lligh level output ourrest	SN54ALS240A, SN54AS240A			-12	mA	
ЮН	High-level output current	SN74ALS240A, SN74AS240A			-15	mA	
		SN54ALS240A			12		
		SN74ALS240A			24		
lOL	Low-level output current	SN74ALS240A			48†	mA	
		SN54AS240A			48		
		SN74AS240A			64		
т.	Operating free-air temperature	SN54ALS240A, SN54AS240A	-55		125	°C	
TA	Operating nee-all temperature	SN74ALS240A, SN74AS240A	0		70	C	

 $[\]overline{\text{†}}$ Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST C	TEST CONDITIONS				SN7	UNIT			
PARAMETER	1531 C	SNUTTONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII	
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	VCC -2	2		V _{CC} -2	2			
Vou		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V	
		$I_{OH} = -15 \text{ mA}$				2				
		I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
V_{OL}	$V_{CC} = 4.5 \text{ V}$	I _{OL} = 24 mA					0.35	0.5	V	
		$I_{OL} = 48 \text{ mA}^{\dagger}$					0.35	0.5		
^I OZH	$V_{CC} = 5.5 V$,	$V_0 = 2.7 \text{ V}$			20			20	μΑ	
lozL	$V_{CC} = 5.5 V$,	$V_0 = 0.4 \text{ V}$			-20			-20	μΑ	
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
lн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
IΙL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA	
ΙΟ§	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
		Outputs high		4	11		4	11		
ICC	V _{CC} = 5.5 V	Outputs low		13	23		13	23	mA	
		Outputs disabled		14	25		14	25		



[†] Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ADAMETED	TEST OF	NUDITIONS	SN	54AS24	0A	SN ⁻	74AS240)A	UNIT	
P/	ARAMETER	IESI CO	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		V _{CC} = 4.5 V to 5.5 V	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
\ _{\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\}		VCC = 4.5 V to 5.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4						v	
		VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$				2.4				
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA		0.27	0.55				V	
		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.31	0.55		
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50			50	μΑ	
lozL		$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.4 \text{ V}$			-50			-50	μΑ	
II		$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA	
lіН		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ	
I	A inputs	V _{CC} = 5.5 V,	V _I = 0.4 V			-1			-1	mA	
lı∟	OE inputs		V = 0.4 V		-0.5				-0.5	IIIA	
lo [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-50		-150	-50		-150	mA	
			Outputs high		11	17		11	17		
ICC		V _{CC} = 5.5 V	Outputs low		51	75		51	75	mA	
			Outputs disabled		24	38		24	38		

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	L = 50 pl 1 = 500 Ω 2 = 500 Ω 4 = MIN t	2,		UNIT
			MIN	MAX	MIN	MAX	
[†] PLH	Δ.	.,	2	22	2	9	
^t PHL	Α	Y	2	11	2	9	ns
^t PZH	ŌĒ	V	4	34	5	13	
tPZL	ÜE	Y	5	26	5	18	ns
^t PHZ	ŌĒ	Y	1	15	2	10	ne
tPLZ	OE .	Ť		24	3	12	ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

SDAS214E - DECEMBER 1982 - REVISED AUGUST 2002


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R R	CC = 4.5 L = 50 pF 1 = 500 £ 2 = 500 £ A = MIN t	2, 2,	/ ,	UNIT
			SN54A	S240A	SN74A		
			MIN	MAX	MIN	MAX	
t _{PLH}	А	V	1	7	1	6.5	ns
t _{PHL}	A	Y	1.2	6.5	1.2	6.5	
^t PZH	ŌĒ	Υ	1	7	1	6.4	ns
tPZL	OE .	Y	1.1	9.5	1.1	9	115
^t PHZ	ŌĒ	Y	1.2	5.5	1.2	5	ne
^t PLZ	OL .	'	1.5	12.5	1.5	9.5	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8859101SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8859101SA SNJ54ALS240AW	Samples
JM38510/38301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 38301B2A	Samples
JM38510/38301BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 38301BRA	Samples
M38510/38301B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 38301B2A	Samples
M38510/38301BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 38301BRA	Samples
SN54ALS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54ALS240AJ	Samples
SN74ALS240A-1DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A-1	Samples
SN74ALS240A-1N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS240A-1N	Samples
SN74ALS240A-1NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A-1	Samples
SN74ALS240ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		G240A	Samples
SN74ALS240ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74ALS240AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS240AN	Samples
SN74ALS240ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS240AN	Samples





17-Dec-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALS240ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS240A	Samples
SN74AS240ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS240A	Samples
SN74AS240AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74AS240AN	Samples
SN74AS240ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74AS240A	Samples
SNJ54ALS240AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54ALS 240AFK	Samples
SNJ54ALS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54ALS240AJ	Samples
SNJ54ALS240AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8859101SA SNJ54ALS240AW	Samples
SNJ54AS240AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54AS240AJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





17-Dec-2015

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS240A, SN54AS240A, SN74ALS240A, SN74AS240A:

Catalog: SN74ALS240A, SN74AS240A

Military: SN54ALS240A, SN54AS240A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS240A-1NSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1
SN74ALS240ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ALS240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS240ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1
SN74AS240ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AS240ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1

www.ti.com 17-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS240A-1NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74ALS240ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74ALS240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS240ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AS240ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AS240ANSR	SO	NS	20	2000	367.0	367.0	45.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity