











#### SN54AHC245, SN74AHC245

SCLS230J-OCTOBER 1995-REVISED JULY 2014

# **SNx4AHC245 Octal Bus Transceivers With 3-State Outputs**

#### 1 Features

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## 2 Applications

- Servers
- PCs and Notebooks
- Network Switches
- · Wearable Health and Fitness Devices
- Telecom Infrastructures
- · Electronic Points of Sale

## 3 Description


The SNx4AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. This part operates from 4.5 V to 5.5 V.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)    |
|-------------|------------|--------------------|
|             | PDIP (20)  | 25.40 mm x 6.35 mm |
|             | SSOP (20)  | 7.50 mm x 5.30 mm  |
| SNx4AHC245  | TSSOP (20) | 6.50 mm x 4.40 mm  |
|             | TVSOP (20) | 5.00 mm x 4.40 mm  |
|             | SOIC (20)  | 12.80 mm x 7.50 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# 4 Simplified Schematic





# **Table of Contents**

| 1 | Features 1  | 9 [ | Detailed Description                 | 10               |
|---|---|-----|--------------------------------------|------------------|
| 2 | Applications 1  | 9   | 9.1 Overview                         | 10               |
| 3 | Description 1   | 9   | 9.2 Functional Block Diagram         | 10               |
| 4 | Simplified Schematic 1  | 9   | 9.3 Feature Description              | 10               |
| 5 | Revision History2   | 9   | 9.4 Device Functional Modes          | 10               |
| 6 | Pin Configuration and Functions   | 10  | Application and Implementation       | 11               |
| 7 | Specifications4   |     | 10.1 Application Information         | <b>1</b> 1       |
| • | -   |     | 10.2 Typical Application             | <mark>1</mark> 1 |
|   | 7.1 Absolute Maximum Ratings  | 11  | Power Supply Recommendations         | 12               |
|   | 7.2 Handling Ratings  |     | Layout                               |                  |
|   | 7.3 Recommended Operating Conditions 5 7.4 Thermal Information 5                  |     | 12.1 Layout Guidelines               |                  |
|   | 7.5 Electrical Characteristics  |     | 12.2 Layout Example                  |                  |
|   | 7.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V 6                  |     | Device and Documentation Support     |                  |
|   | 7.7 Switching Characteristics, $V_{CC} = 5.3 \text{ V} \pm 0.5 \text{ V} \dots 7$ |     | 13.1 Related Links                   |                  |
|   | 7.8 Noise Characteristics   |     | 13.2 Trademarks                      |                  |
|   | 7.9 Operating Characteristics   |     | 13.3 Electrostatic Discharge Caution |                  |
|   | . 5   |     | 13.4 Glossary                        |                  |
| _ | 7.10 Typical Characteristics  |     | Mechanical, Packaging, and Orderable |                  |
| ď | Parameter Measurement Information 9   |     | nformation                           | 13               |
|   |   |     |                                      |                  |

# **5 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | Changes from Revision I (July 2003) to Revision J                            | Page |
|---|--|------|
| • | Updated document to new TI data sheet format                                 | 1    |
| • | Removed Ordering Information table.  | 1    |
| • | Added Military Disclaimer to Features list.                                  | 1    |
| • | Added Applications.  | 1    |
| • | Added Device Information table.  | 1    |
| • | Added Handling Ratings table.  | 4    |
| • | Changed MAX ambient temperature to 125°C in Recommended Operating Conditions | 5    |
| • | Added Typical Characteristics  | 8    |
| • | Added Detailed Description section   | 10   |
| • | Added Application and Implementation section                                 | 11   |
| • | Added Power Supply Recommendations and Layout sections                       | 12   |
|   |  |      |




# 6 Pin Configuration and Functions

SN54AHC245 . . . J OR W PACKAGE SN74AHC245 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)



# SN54AHC245 . . . FK PACKAGE (TOP VIEW)



#### **Pin Functions**

| PIN |      | I/O | DESCRIPTION     |
|-----|------|-----|-----------------|
| NO. | NAME | 1/0 | DESCRIPTION     |
| 1   | DIR  | I/O | Direction Pin   |
| 2   | A1   | I/O | A1 Input/Output |
| 3   | A2   | I/O | Y4 Input/Output |
| 4   | A3   | I/O | A2 Input/Output |
| 5   | A4   | I/O | Y3 Input/Output |
| 6   | A5   | I/O | A3 Input/Output |
| 7   | A6   | I/O | Y2 Input/Output |
| 8   | A7   | I/O | A4 Input/Output |
| 9   | A8   | I/O | Y1 Input/Output |
| 10  | GND  | _   | Ground Pin      |
| 11  | B8   | I/O | A1 Input/Output |
| 12  | B7   | I/O | Y4 Input/Output |
| 13  | В6   | I/O | A2 Input/Output |
| 14  | B5   | I/O | Y3 Input/Output |
| 15  | B4   | I/O | A3 Input/Output |
| 16  | В    | I/O | Y2 Input/Output |
| 17  | B2   | I/O | A4 Input/Output |
| 18  | B2   | I/O | Y1 Input/Output |
| 19  | B1   | I/O | Output Enable   |
| 20  | VCC  | _   | Power Pin       |



## 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                 |   |                       |                       |                | MIN                   | MAX | UNIT |
|-----------------|---|-----------------------|-----------------------|----------------|-----------------------|-----|------|
| $V_{CC}$        | Supply voltage range                              |                       |                       |                | -0.5                  | 7   | V    |
| $V_{I}$         | Input voltage range (2)                           |                       |                       |                |                       | 7   | V    |
| Vo              | I/O, Output voltage range                         |                       | •                     | -0.5           | V <sub>CC</sub> + 0.5 | V   |      |
| $I_{IK}$        | Input clamp current                               | V <sub>I</sub> < 0    |                       | Control inputs |                       | -20 | mA   |
| I <sub>OK</sub> | I/O, Output clamp current                         | $V_O < 0$ or $V_O$    | > V <sub>CC</sub>     |                |                       | ±20 | mA   |
| Io              | Continuous output current                         | $V_O = 0$ to $V_{CO}$ | $V_O = 0$ to $V_{CC}$ |                |                       | ±25 | mA   |
|                 | Continuous current through V <sub>CC</sub> or GND |                       |                       |                |                       | ±75 | mA   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

|                    |                          |   | MIN | MAX  | UNIT |  |
|--------------------|--------------------------|---|-----|------|------|--|
| T <sub>stg</sub>   | Storage temperature rang | e   | -65 | 150  | °C   |  |
| V                  | Floatroototic discharge  | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>   |     | 1500 | ~    |  |
| V <sub>(ESD)</sub> | Electrostatic discharge  | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 0   | 2000 | - V  |  |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

|                |                                     |  | SN54AH | C245            | SN74AH | IC245    |       |  |
|----------------|-------------------------------------|--|--------|-----------------|--------|----------|-------|--|
|                |                                     |  | MIN    | MAX             | MIN    | MAX      | UNIT  |  |
| $V_{CC}$       | Supply voltage                      |  | 2      | 5.5             | 2      | 5.5      | V     |  |
|                |                                     | V <sub>CC</sub> = 2 V                      | 1.5    |                 | 1.5    |          |       |  |
| $V_{IH}$       | High-level input voltage            | V <sub>CC</sub> = 3 V                      | 2.1    |                 | 2.1    |          | V     |  |
|                |                                     | V <sub>CC</sub> = 5.5 V                    | 3.85   |                 | 3.85   |          |       |  |
|                |                                     | V <sub>CC</sub> = 2 V                      |        | 0.5             |        | 0.5      |       |  |
| $V_{IL}$       | Low-level input voltage             | $V_{CC} = 3 V$                             |        | 0.9             |        | 0.9      | V     |  |
|                |                                     | V <sub>CC</sub> = 5.5 V                    |        | 1.65            |        | 1.65     |       |  |
| VI             | Input voltage                       | OE or DIR                                  | 0      | 5.5             | 0      | 5.5      | V     |  |
| Vo             | Output voltage                      | A or B                                     | 0      | V <sub>CC</sub> | 0      | $V_{CC}$ | V     |  |
|                |                                     | V <sub>CC</sub> = 2 V                      |        | -50             |        | -50      | μΑ    |  |
| $I_{OH}$       | High-level output current           | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |        | -4              |        | -4       | ^     |  |
|                |                                     | $V_{CC} = 5 V \pm 0.5 V$                   |        | -8              |        | -8       | mA    |  |
|                |                                     | V <sub>CC</sub> = 2 V                      |        | 50              |        | 50       | μA    |  |
| $I_{OL}$       | Low-level output current            | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |        | 4               |        | 4        | A     |  |
|                |                                     | $V_{CC} = 5 V \pm 0.5 V$                   |        | 8               |        | 8        | mA    |  |
| 44/41/         | Innuit transition rice or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |        | 100             |        | 100      | no/\/ |  |
| Δt/Δv          | Input transition rise or fall rate  | $V_{CC} = 5 V \pm 0.5 V$                   |        | 20              |        | 20       | ns/V  |  |
| T <sub>A</sub> | Operating free-air temperature      |  | -55    | 125             | -40    | 125      | °C    |  |

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

|                       | THERMAL METRIC <sup>(1)</sup>                |      | DGV     | DW   | N    | NS   | PW    | RGY  | UNIT |  |
|-----------------------|--|------|---------|------|------|------|-------|------|------|--|
|                       | THERMAL METRIC                               |      | 20 PINS |      |      |      |       |      |      |  |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       | 96.0 | 116.1   | 79.8 | 51.5 | 77.1 | 102.8 | 35.1 |      |  |
| $R_{\theta JC(top)}$  | Junction-to-case (top) thermal resistance    | 57.7 | 31.3    | 45.8 | 38.2 | 43.6 | 36.8  | 43.3 |      |  |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 51.2 | 57.6    | 47.4 | 32.4 | 44.6 | 53.8  | 12.9 |      |  |
| ΨЈТ                   | Junction-to-top characterization parameter   | 19.4 | 1.0     | 18.5 | 24.6 | 17.2 | 2.5   | 0.9  | °C/W |  |
| ΨЈВ                   | Junction-to-board characterization parameter | 50.8 | 56.9    | 47.0 | 32.3 | 44.2 | 53.3  | 12.9 |      |  |
| R <sub>θJC(bot)</sub> | Junction-to-case (bottom) thermal resistance | n/a  | n/a     | n/a  | n/a  | n/a  | n/a   | 7.9  |      |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



#### 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| DA                             | DAMETED       | TEST CONDITIONS  | .,              | 1    | T <sub>A</sub> = 25°C |       | SN54AH | C245              | SN74AH | C245 | UNIT |
|--------------------------------|---------------|--|-----------------|------|-----------------------|-------|--------|-------------------|--------|------|------|
| PA                             | RAMETER       | TEST CONDITIONS  | V <sub>cc</sub> | MIN  | TYP                   | MAX   | MIN    | MAX               | MIN    | MAX  |      |
|                                |               |  | 2 V             | 1.9  | 2                     |       | 1.9    |                   | 1.9    |      |      |
|                                |               | $I_{OH} = -50 \mu A$   | 3 V             | 2.9  | 3                     |       | 2.9    |                   | 2.9    |      |      |
| V <sub>OH</sub>                |               |  | 4.5 V           | 4.4  | 4.5                   |       | 4.4    |                   | 4.4    |      | V    |
|                                |               | I <sub>OH</sub> = -4 mA  | 3 V             | 2.58 |                       |       | 2.48   |                   | 2.48   |      |      |
|                                |               | $I_{OH} = -8 \text{ mA}$   | 4.5 V           | 3.94 |                       |       | 3.8    |                   | 3.8    |      |      |
|                                |               |  | 2 V             |      |                       | 0.1   |        | 0.1               |        | 0.1  |      |
|                                |               | $I_{OL} = 50 \mu A$  | 3 V             |      |                       | 0.1   |        | 0.1               |        | 0.1  | V    |
| V <sub>OL</sub>                |               |  | 4.5 V           |      |                       | 0.1   |        | 0.1               |        | 0.1  |      |
|                                |               | I <sub>OL</sub> = 4 mA   | 3 V             |      |                       | 0.36  |        | 0.5               |        | 0.44 |      |
|                                |               | I <sub>OL</sub> = 8 mA   | 4.5 V           |      |                       | 0.36  |        | 0.5               |        | 0.44 |      |
|                                | A or B inputs | V V or CND   | 5.5 V           |      |                       | ±0.1  |        | ±1                |        | ±1   |      |
| I <sub>I</sub>                 | OE or DIR     | $V_I = V_{CC}$ or GND  | 0 V to 5.5 V    |      |                       | ±0.1  |        | ±1 <sup>(1)</sup> |        | ±1   | μA   |
| I <sub>OZ</sub> <sup>(2)</sup> | •             | $V_O = V_{CC}$ or GND,<br>$V_I (\overline{OE}) = V_{IL}$ or $V_{IH}$ | 5.5 V           |      |                       | ±0.25 |        | ±2.5              |        | ±2.5 | μΑ   |
| I <sub>CC</sub>                |               | $V_I = V_{CC}$ or GND, $I_O = 0$                                     | 5.5 V           |      |                       | 4     |        | 40                |        | 40   | μΑ   |
| Ci                             | OE or DIR     | V <sub>I</sub> = V <sub>CC</sub> or GND                              | 5 V             |      | 2.5                   | 10    |        |                   |        | 10   | pF   |
| C <sub>io</sub>                | A or B inputs | V <sub>I</sub> = V <sub>CC</sub> or GND                              | 5 V             |      | 4                     |       |        |                   |        |      | pF   |

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ . The parameter  $I_{OZ}$  includes the input leakage current.

## 7.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| DADAMETED          | FROM     | то       | LOAD          | -         | T <sub>A</sub> = 25°C |                     | SN54AI           | HC245                 | SN74AH                 | IC245      | UNIT |     |      |   |      |   |      |    |
|--------------------|----------|----------|---------------|-----------|-----------------------|---------------------|------------------|-----------------------|------------------------|------------|------|-----|------|---|------|---|------|----|
| PARAMETER          | (INPUT)  | (OUTPUT) | CAPACITANCE   | MIN       | TYP                   | MAX                 | MIN              | MAX                   | MIN                    | MAX        | UNII |     |      |   |      |   |      |    |
| t <sub>PLH</sub>   | A == D   | D A      | 0 45 -5       |           | 5.8 <sup>(1)</sup>    | 8.4 <sup>(1)</sup>  | 1 <sup>(1)</sup> | 10 <sup>(1)</sup>     | 1                      | 10         |      |     |      |   |      |   |      |    |
| t <sub>PHL</sub>   | A or B   | B or A   | $C_L = 15 pF$ |           | 5.8 <sup>(1)</sup>    | 8.4 <sup>(1)</sup>  | 1 <sup>(1)</sup> | 10 <sup>(1)</sup>     | 1                      | 10         | ns   |     |      |   |      |   |      |    |
| t <sub>PZH</sub>   | ŌĒ       | A or B   | C 15 pF       |           | 8.5 <sup>(1)</sup>    | 13.2 <sup>(1)</sup> | 1 <sup>(1)</sup> | 15.5 <sup>(1)</sup>   | 1                      | 15.5       |      |     |      |   |      |   |      |    |
| t <sub>PZL</sub>   | OL       | AUIB     | $C_L = 15 pF$ |           | 8.5 <sup>(1)</sup>    | 13.2 <sup>(1)</sup> | 1 <sup>(1)</sup> | 15.5 <sup>(1)</sup>   | 1                      | 15.5       | ns   |     |      |   |      |   |      |    |
| t <sub>PHZ</sub>   | ŌĒ       | A or B   | C 15 pF       |           | 8.9 <sup>(1)</sup>    | 12.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 15.5 <sup>(1)</sup>   | 1                      | 15.5       |      |     |      |   |      |   |      |    |
| t <sub>PLZ</sub>   |          | AUIB     | $C_L = 15 pF$ |           | 8.9 <sup>(1)</sup>    | 12.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 15.5 <sup>(1)</sup>   | 1                      | 15.5       | ns   |     |      |   |      |   |      |    |
| t <sub>PLH</sub>   | A == D   | A 0 " D  | D or A        | C = 50 pF |                       | 8.3                 | 11.9             | 1                     | 13.5                   | 1          | 13.5 |     |      |   |      |   |      |    |
| t <sub>PHL</sub>   | A or B   | DUIA     | D UI A        | B Of A    | BOLA                  | B or A              | BULA             | $C_L = 50 \text{ pF}$ | C <sub>L</sub> = 50 pr | OL = 30 pr |      | 8.3 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns |
| t <sub>PZH</sub>   | <u> </u> | A or B   | C _ 50 %E     |           | 11                    | 16.7                | 1                | 19                    | 1                      | 19         | 20   |     |      |   |      |   |      |    |
| t <sub>PZL</sub>   | ŌE       | AUID     | $C_L = 50 pF$ |           | 11                    | 16.7                | 1                | 19                    | 1                      | 19         | ns   |     |      |   |      |   |      |    |
| t <sub>PHZ</sub>   | ŌĒ       | A or B   | C - 50 pF     |           | 11.5                  | 15.8                | 1                | 18                    | 1                      | 18         | 20   |     |      |   |      |   |      |    |
| t <sub>PLZ</sub>   |          | AUIB     | $C_L = 50 pF$ |           | 11.5                  | 15.8                | 1                | 18                    | 1                      | 18         | ns   |     |      |   |      |   |      |    |
| t <sub>sk(o)</sub> |          |          | $C_L = 50 pF$ |           |                       | 1.5 <sup>(2)</sup>  |                  |                       |                        | 1.5        | ns   |     |      |   |      |   |      |    |

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>(2)</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.



# 7.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| DADAMETER          | FROM    | то       | LOAD                   |                       | $T_A = 25^{\circ}C$ | ;                  | SN54AF           | IC245              | SN74AH | C245 | LINUT |
|--------------------|---------|----------|------------------------|-----------------------|---------------------|--------------------|------------------|--------------------|--------|------|-------|
| PARAMETER          | (INPUT) | (OUTPUT) | CAPACITANCE            | MIN                   | TYP                 | MAX                | MIN              | MAX                | MIN    | MAX  | UNIT  |
| t <sub>PLH</sub>   | A or B  | B or A   | C 15 pF                |                       | 4 <sup>(1)</sup>    | 5.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 6.5 <sup>(1)</sup> | 1      | 6.5  | 20    |
| t <sub>PHL</sub>   | A or B  | BOLA     | $C_L = 15 pF$          |                       | 4 <sup>(1)</sup>    | 5.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 6.5 <sup>(1)</sup> | 1      | 6.5  | ns    |
| t <sub>PZH</sub>   | ŌĒ      | A or B   | C 15 pF                |                       | 5.8 <sup>(1)</sup>  | 8.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 10 <sup>(1)</sup>  | 1      | 10   | 20    |
| $t_{PZL}$          | OE      | AUID     | $C_L = 15 pF$          |                       | 5.8 <sup>(1)</sup>  | 8.5 <sup>(1)</sup> | 1 <sup>(1)</sup> | 10 <sup>(1)</sup>  | 1      | 10   | ns    |
| t <sub>PHZ</sub>   | OF      | A or B   | $C_1 = 15 \text{ pF}$  |                       | 5.6 <sup>(1)</sup>  | 7.8 <sup>(1)</sup> | 1 <sup>(1)</sup> | 9.2 <sup>(1)</sup> | 1      | 9.2  | ns    |
| $t_{PLZ}$          | ŌĒ      | AUID     | O <sub>L</sub> = 15 με |                       | 5.6 <sup>(1)</sup>  | 7.8 <sup>(1)</sup> | 1 <sup>(1)</sup> | 9.2 <sup>(1)</sup> | 1      | 9.2  | 115   |
| t <sub>PLH</sub>   | A or B  | B or A   | C - 50 pF              |                       | 5.5                 | 7.5                | 1                | 8.5                | 1      | 8.5  | 20    |
| t <sub>PHL</sub>   | AUID    | D UI A   | $C_L = 50 pF$          |                       | 5.5                 | 7.5                | 1                | 8.5                | 1      | 8.5  | ns    |
| t <sub>PZH</sub>   | ŌĒ      | A or B   | $C_1 = 50 \text{ pF}$  |                       | 7.3                 | 10.6               | 1                | 12                 | 1      | 12   | ns    |
| $t_{PZL}$          | OE      | AUID     | C <sub>L</sub> = 50 pr |                       | 7.3                 | 10.6               | 1                | 12                 | 1      | 12   | 10    |
| t <sub>PHZ</sub>   | ŌĒ      | A or B   | C = 50 pE              |                       | 7                   | 9.7                | 1                | 11                 | 1      | 11   | ns    |
| $t_{PLZ}$          |         | OE .     | AUID                   | $C_L = 50 \text{ pF}$ |                     | 7                  | 9.7              | 1                  | 11     | 1    | 11    |
| t <sub>sk(o)</sub> |         |          | $C_L = 50 pF$          |                       |                     | 1 <sup>(2)</sup>   |                  |                    |        | 1    | ns    |

 <sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.
 (2) On products compliant to MIL-PRF-38535, this parameter does not apply.

# 7.8 Noise Characteristics<sup>(1)</sup>

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

|             | PARAMETER                                     | SN7 | UNIT |     |      |
|-------------|---|-----|------|-----|------|
|             | PARAINETER                                    | MIN | TYP  | MAX | UNII |
| $V_{OL(P)}$ | Quiet output, maximum dynamic V <sub>OL</sub> |     | 0.9  |     | V    |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V <sub>OL</sub> |     | -0.9 |     | V    |
| $V_{OH(V)}$ | Quiet output, minimum dynamic V <sub>OH</sub> |     | 4.3  |     | V    |
| $V_{IH(D)}$ | High-level dynamic input voltage              | 3.5 |      |     | V    |
| $V_{IL(D)}$ | Low-level dynamic input voltage               |     |      | 1.5 | V    |

<sup>(1)</sup> Characteristics are for surface-mount packages only.


# 7.9 Operating Characteristics


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

|                 | PARAMETER                     | TEST CO | NDITIONS  | TYP | UNIT |
|-----------------|-------------------------------|---------|-----------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance | No load | f = 1 MHz | 14  | pF   |




# 7.10 Typical Characteristics







#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




### 9 Detailed Description

#### 9.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AHC245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows down voltage translation from 5 V to 3.3 V
  - Inputs accept voltage levels up to 5.5 V
- · Slow edge rates minimize output ringing

#### 9.4 Device Functional Modes

Table 1. Function Table (Each Transceiver)

| INP | UTS | ODEDATION       |
|-----|-----|-----------------|
| ŌĒ  | DIR | OPERATION       |
| L   | L   | B data to A bus |
| L   | Н   | A data to B bus |
| Н   | Χ   | Isolation       |



### 10 Application and Implementation

#### 10.1 Application Information

The SNx4AHC245A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid  $V_{CC}$  making it ideal for down translation.

#### 10.2 Typical Application




Figure 4. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.


#### 10.2.2 Detailed Design Procedure

- Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



#### **Typical Application (continued)**

#### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

#### 12.2 Layout Example




Figure 6. Layout Diagram



### 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS      | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT & COMMUNITY |  |
|------------|----------------|--------------|---------------------|---------------------|---------------------|--|
| SN54AHC245 | Click here     | Click here   | Click here          | Click here          | Click here          |  |
| SN74AHC245 | Click here     | Click here   | Click here          | Click here          | Click here          |  |

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1995–2014, Texas Instruments Incorporated





25-Oct-2016

#### **PACKAGING INFORMATION**

| Orderable Device | Status   | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5)                     | Samples |
|------------------|----------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|--|---------|
| 5962-9681801Q2A  | ACTIVE   | LCCC         | FK                 | 20   | 1              | TBD                        | POST-PLATE       | N / A for Pkg Type | -55 to 125   | 5962-<br>9681801Q2A<br>SNJ54AHC<br>245FK | Samples |
| 5962-9681801QRA  | ACTIVE   | CDIP         | J                  | 20   | 1              | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 5962-9681801QR<br>A<br>SNJ54AHC245J      | Samples |
| 5962-9681801QSA  | ACTIVE   | CFP          | W                  | 20   | 1              | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 5962-9681801QS<br>A<br>SNJ54AHC245W      | Samples |
| 5962-9681801VSA  | ACTIVE   | CFP          | W                  | 20   | 25             | TBD                        | A42              | N / A for Pkg Type | -55 to 125   | 5962-9681801VS<br>A<br>SNV54AHC245W      | Samples |
| SN74AHC245DBLE   | OBSOLETE | SSOP         | DB                 | 20   |                | TBD                        | Call TI          | Call TI            | -40 to 85    |  |         |
| SN74AHC245DBR    | ACTIVE   | SSOP         | DB                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245DBRG4  | ACTIVE   | SSOP         | DB                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245DGVR   | ACTIVE   | TVSOP        | DGV                | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245DW     | ACTIVE   | SOIC         | DW                 | 20   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245DWE4   | ACTIVE   | SOIC         | DW                 | 20   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245DWG4   | ACTIVE   | SOIC         | DW                 | 20   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245DWR    | ACTIVE   | SOIC         | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245DWRE4  | ACTIVE   | SOIC         | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245DWRG4  | ACTIVE   | SOIC         | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245N      | ACTIVE   | PDIP         | N                  | 20   | 20             | Pb-Free<br>(RoHS)          | CU NIPDAU        | N / A for Pkg Type | -40 to 125   | SN74AHC245N                              | Samples |



## **PACKAGE OPTION ADDENDUM**

25-Oct-2016

| Orderable Device | Status   | Package Type |         | Pins |      |                            | Lead/Ball Finish  | MSL Peak Temp      | Op Temp (°C) | Device Marking                           | Samples |
|------------------|----------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|--|---------|
|                  | (1)      |              | Drawing |      | Qty  | (2)                        | (6)               | (3)                |              | (4/5)                                    |         |
| SN74AHC245NSR    | ACTIVE   | SO           | NS      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | AHC245                                   | Samples |
| SN74AHC245PW     | ACTIVE   | TSSOP        | PW      | 20   | 70   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245PWG4   | ACTIVE   | TSSOP        | PW      | 20   | 70   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245PWLE   | OBSOLETE | TSSOP        | PW      | 20   |      | TBD                        | Call TI           | Call TI            | -40 to 85    |  |         |
| SN74AHC245PWR    | ACTIVE   | TSSOP        | PW      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245PWRE4  | ACTIVE   | TSSOP        | PW      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SN74AHC245PWRG4  | ACTIVE   | TSSOP        | PW      | 20   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU         | Level-1-260C-UNLIM | -40 to 125   | HA245                                    | Samples |
| SNJ54AHC245FK    | ACTIVE   | LCCC         | FK      | 20   | 1    | TBD                        | POST-PLATE        | N / A for Pkg Type | -55 to 125   | 5962-<br>9681801Q2A<br>SNJ54AHC<br>245FK | Samples |
| SNJ54AHC245J     | ACTIVE   | CDIP         | J       | 20   | 1    | TBD                        | A42               | N / A for Pkg Type | -55 to 125   | 5962-9681801QR<br>A<br>SNJ54AHC245J      | Samples |
| SNJ54AHC245W     | ACTIVE   | CFP          | W       | 20   | 1    | TBD                        | A42               | N / A for Pkg Type | -55 to 125   | 5962-9681801QS<br>A<br>SNJ54AHC245W      | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

### PACKAGE OPTION ADDENDUM



25-Oct-2016

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC245, SN54AHC245-SP, SN74AHC245:

Catalog: SN74AHC245, SN54AHC245

Automotive: SN74AHC245-Q1, SN74AHC245-Q1

Enhanced Product: SN74AHC245-EP, SN74AHC245-EP

Military: SN54AHC245

Space: SN54AHC245-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



## **PACKAGE OPTION ADDENDUM**

25-Oct-2016

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Aug-2016

## TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device         | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC245DBR  | SSOP            | DB                 | 20 | 2000 | 330.0                    | 16.4                     | 8.2        | 7.5        | 2.5        | 12.0       | 16.0      | Q1               |
| SN74AHC245DGVR | TVSOP           | DGV                | 20 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| SN74AHC245DWR  | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| SN74AHC245NSR  | SO              | NS                 | 20 | 2000 | 330.0                    | 24.4                     | 9.0        | 13.0       | 2.4        | 12.0       | 24.0      | Q1               |
| SN74AHC245PWR  | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |
| SN74AHC245PWR  | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |

www.ti.com 17-Aug-2016



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHC245DBR  | SSOP         | DB              | 20   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74AHC245DGVR | TVSOP        | DGV             | 20   | 2000 | 367.0       | 367.0      | 35.0        |
| SN74AHC245DWR  | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74AHC245NSR  | SO           | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74AHC245PWR  | TSSOP        | PW              | 20   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74AHC245PWR  | TSSOP        | PW              | 20   | 2000 | 364.0       | 364.0      | 27.0        |

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity