











SN54AHCT126, SN74AHCT126

SCLS265P - DECEMBER 1995 - REVISED AUGUST 2014

SNx4AHCT126 Quadruple Bus Buffer Gates With 3-State Outputs

Features

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale

3 Description


The SNxAHCT126 devices are quadruple-bus buffer gates featuring independent line drivers with 3-state outputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (14)	8.65 mm × 3.91 mm		
	SSOP (14)	6.20 mm × 5.30 mm		
CN:-4ALICT40C	TVSOP (14)	3.60 mm × 4.40 mm		
SNx4AHCT126	PDIP (14)	3.90 mm × 6.35 mm		
	SOP (14)	10.30 mm × 5.30 mm		
	TSSOP (14)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic








Table of Contents

1	Features 1		9.1 Overview
2	Applications 1		9.2 Functional Block Diagram
3	Description 1		9.3 Feature Description
4	Simplified Schematic 1		9.4 Device Functional Modes
5	Revision History2	10	Application and Implementation
6	Pin Configuration and Functions		10.1 Application Information
7	Specifications		10.2 Typical Application
•	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations 1
	7.2 Handling Ratings	12	Layout 1
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines 1
	7.4 Thermal Information		12.2 Layout Example 1
	7.5 Electrical Characteristics	13	Device and Documentation Support 1
	7.6 Switching Characteristics, V _{CC} = 5 V ± 0.5 V 6		13.1 Related Links 1
	7.7 Noise Characteristics		13.2 Trademarks 1
	7.8 Operating Characteristics		13.3 Electrostatic Discharge Caution
	7.9 Typical Characteristics		13.4 Glossary 1
8	Parameter Measurement Information 7	14	Mechanical, Packaging, and Orderable Information1
9	Detailed Description 8		

5 Revision History


CI	hanges from Revision O (July 2003) to Revision P	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information Table.	1
•	7.4444	1
•	Added Applications.	1
•	Added Pin Functions table	3
•	Added Handling Ratings table	4
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	4
•	Added Thermal Information table.	5
•	Added –40°C to 125°C for SN74AHCT126 in Electrical Characteristics table	5
•	Added –40°C to 125°C for SN74AHCT126 in the Switching Characteristics table.	6
	Added Typical Characteristics.	
•	Added Detailed Description section.	8
•	Added Power Supply Recommendations and Layout sections	10


Product Folder Links: SN54AHCT126 SN74AHCT126



6 Pin Configuration and Functions

SN54AHCT126 . . . J OR W PACKAGE SN74AHCT126 . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)





NC - No internal connection

Pin Functions

	PIN				
	SN74AHCT126	SN54Al	HCT126	I/O	DESCRIPTION
NAME	D, DB, DGV, N, NS, PW	J, W	FK		DEGONII NON
1A	2	2	3	1	1A Input
10E	1	1	2	1	Output Enable 1
1Y	3	3	4	0	1Y Output
2A	5	5	8	1	2A Input
20E	4	4	6	1	Output Enable 2
2Y	6	6	9	0	2Y Output
3A	9	9	13	1	3A Input
3OE	10	10	14	I	Output Enable 3
3Y	8	8	12	0	3Y Output
4A	12	12	18	I	4A Input
40E	13	13	19	1	Output Enable 4
4Y	11	11	16	0	4Y Output
GND	7	7	10	_	Ground Pin
			1		
			5		
NC			7		No Connection
INC		_	11	_	No Connection
			15		
			17	1	
V _{CC}	14	14	20	_	Power Pin

Product Folder Links: SN54AHCT126 SN74AHCT126



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range (2)	-0.5	7	V	
Vo	Output voltage range (2)	-0.5	V _{CC} + 0.5	V	
I_{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND		±50	mA	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge e	-65	150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHCT	126 ⁽²⁾	SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	UNII
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V_{CC}	0	V_{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I_{OL}	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
T _A	Operating free-air temperature	-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs (SCBA004).

(2) Product Preview.

Submit Documentation Feedback

Copyright © 1995–2014, Texas Instruments Incorporated

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



7.4 Thermal Information

		SN74AHCT126								
	THERMAL METRIC ⁽¹⁾	D DB DGV N NS PW								
		14 PINS								
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.6	107.1	129.0	57.4	90.7	122.6			
R ₀ JC(top)	Junction-to-case (top) thermal resistance	50.9	59.6	52.1	44.9	48.3	51.4			
$R_{\theta JB}$	Junction-to-board thermal resistance	44.8	54.4	62.0	37.2	49.4	64.4	0000		
ΨЈТ	Junction-to-top characterization parameter	14.7	20.5	6.5	30.1	14.6	6.7	°C/W		
ΨЈВ	Junction-to-board characterization parameter	44.5	53.8	61.3	37.1	49.1	63.8			
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	TA	= 25°C		SN54AHCT126		SN74AHCT126		SN74AHCT126 -40 to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V	$I_{OH} = -50 \mu A$	4.5 V	4.4	4.5		4.4		4.4		4.4		V
V _{OH}	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		3.8		V
V	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1		0.1		0.1	V
V _{OL}	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44		0.44	V
I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	μΑ
I _{CC}	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			2		20		20		20	μΑ
ΔI _{CC} ⁽²⁾	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		4	10				10			pF
Co	$V_O = V_{CC}$ or GND	5 V		15								pF

Product Folder Links: SN54AHCT126 SN74AHCT126

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$. (2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC} .



7.6 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (OUTPUT)	TO (INPUT)	LOAD CAPACITANCE		T _A = 25°C		SN54AHC -55°C to 1		SN74AH0 -40°C to		SN74AH -40°C to		UNIT
	(001701)	(INPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	Y	C 45 = 5		3.8 ⁽¹⁾	5.5 ⁽¹⁾	1 (1)	6.5 ⁽¹⁾	1	6.5	1	7	
t _{PHL}	A	Y	C _L = 15 pF		3.8(1)	5.5 ⁽¹⁾	1 (1)	6.5 ⁽¹⁾	1	6.5	1	7	ns
t _{PZH}	OE	Y	0 45 = 5		3.6(1)	5.1 ⁽¹⁾	1 (1)	6 ⁽¹⁾	1	6	1	6.5	
t _{PZL}	UE	Y	C _L = 15 pF		3.6(1)	5.1 ⁽¹⁾	1 (1)	6 ⁽¹⁾	1	6	1	6.5	ns
t _{PHZ}	OF	V	0 45 = 5		4.6(1)	6.8 ⁽¹⁾	1 (1)	8(1)	1	8	1	8.5	
t _{PLZ}	OE Y	Y $C_L = 15 \text{ pF}$		4.6 ⁽¹⁾	6.8 ⁽¹⁾	1 (1)	8 ⁽¹⁾	1	8	1	8.5	ns	
t _{PLH}	А	Y	C 50 = E		5.3	7.5	1	8.5	1	8.5	1	9.5	ns
t _{PHL}	A	Ť	C _L = 50 pF		5.3	7.5	1	8.5	1	8.5	1	9.5	ns
t _{PZH}	OE	Y	C ₁ = 50 pF		5.1	7.1	1	8	1	8	1	9	ns
t _{PZL}	OE	Y	C _L = 50 pr		5.1	7.1	1	8	1	8	1	9	115
t _{PHZ}	OE	Y	C - 50 pF		6.1	8.8	1	10	1	10	1	11	20
t _{PLZ}	OE	ſ	C _L = 50 pF		6.1	8.8	1	10	1	10	1	11	ns
t _{sk(o)}			C _L = 50 pF			1 ⁽²⁾				1		1	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	PARAMETER	SN74AHCT126	LINUT
	PARAMETER	MIN MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	V
$V_{IH(D)}$	High-level dynamic input voltage	2	V
$V_{IL(D)}$	Low-level dynamic input voltage	0.8	V


⁽¹⁾ Characteristics are for surface-mount packages only.

7.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

7.9 Typical Characteristics




Submit Documentation Feedback

Copyright © 1995–2014, Texas Instruments Incorporated

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage and Waveforms

Submit Documentation Feedback




9 Detailed Description

9.1 Overview

The SNxAHCT126 devices are quadruple-bus buffer gates featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

9.2 Functional Block Diagram



9.3 Feature Description

- TTL inputs
 - Lowered switching threshold allows up translation from 3.3 V to 5 V
- · Slow edges reduce output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each Buffer)

IN	PUTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	X	Z

Submit Documentation Feedback



10 Application and Implementation

10.1 Application Information

The SNx4AHCT126 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH}. This feature makes it ideal for translating up from 3.3 V to 5 V. Figure 4 shows this type of translation.

10.2 Typical Application




Figure 3. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- Recommended input conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}

Copyright © 1995-2014, Texas Instruments Incorporated Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 5 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IO's so they cannot float when disabled.

12.2 Layout Example




Figure 5. Layout Diagram

0 Submit Documentation Feedback

Copyright © 1995–2014, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
SN54AHCT126	Click here	Click here	Click here	Click here	Click here		
SN74AHCT126	N74AHCT126 Click here		Click here	Click here	Click here		

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54AHCT126 SN74AHCT126





25-Oct-2016

PACKAGING INFORMATION

Orderable Device		Package Type	U	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9686301QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686301QD	Sample
										A SNJ54AHCT126W	
SN74AHCT126D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHCT126	Sample
SN74AHCT126DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 85		
SN74AHCT126DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB126	Sample
SN74AHCT126DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT126	Sample
SN74AHCT126DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB126	Sample
SN74AHCT126DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT126	Sample
SN74AHCT126DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT126	Sample
SN74AHCT126N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT126N	Sample
SN74AHCT126NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT126	Sample
SN74AHCT126PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB126	Sample
SN74AHCT126PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB126	Sample
SN74AHCT126PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 85		
SN74AHCT126PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB126	Sample
SNJ54AHCT126W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686301QD A SNJ54AHCT126W	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PACKAGE OPTION ADDENDUM



25-Oct-2016

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT126, SN74AHCT126:

Catalog: SN74AHCT126

Automotive: SN74AHCT126-Q1, SN74AHCT126-Q1

● Enhanced Product: SN74AHCT126-EP, SN74AHCT126-EP

Military: SN54AHCT126





25-Oct-2016

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT126DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHCT126DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT126DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHCT126PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT126DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74AHCT126DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHCT126DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHCT126PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity