



Sample &

Buv







FEXAS Instruments

SN74CB3Q3125

SCDS143C-OCTOBER 2003-REVISED JUNE 2015

SN74CB3Q3125 Quadruple FET Bus Switch 2.5-V/3.3-V Low-Voltage, High-Bandwidth Bus Switch

Features 1

- High-Bandwidth Data Path (up to 500 $MHz^{(1)}$)
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range $(r_{on} = 3 \Omega Typ)$
- Rail-to-Rail Switching on Data I/O Ports •
 - 0-V to 5-V Switching With 3.3-V V_{CC}
 - 0-V to 3.3-V Switching With 2.5-V V_{CC}
- **Bidirectional Data Flow With Near-Zero Propagation Delay**
- Low Input and Output Capacitance Minimizes Loading and Signal Distortion $(C_{io(OFF)} = 4 \text{ pF Typ})$
- Fast Switching Frequency (f_{OF} = 20 MHz Max) •
- Data and Control Inputs Provide Undershoot • Clamp Diodes
- Low Power Consumption $(I_{CC} = 0.3 \text{ mA Typ})$
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0-V to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL, 5-V, or 3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating
- (1) For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families (SCDA008).

2 Applications

- IP Phones: Wired and Wireless •
- **Optical Modules**
- Optical Networking: Video Over Fiber and EPON •
- Private Branch Exchange (PBX)
- WiMAX and Wireless Infrastructure Equipment

3 Description


The SN74CB3Q3125 device is a high-bandwidth FET bus switch that uses a charge pump to elevate the gate voltage of the pass transistor, thus providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching the data input/output (I/O) ports. on The SN74CB3Q3125 device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus.

| Device | Information ⁽¹⁾ |
|--------|----------------------------|
|--------|----------------------------|

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | |
|---------------|------------|-------------------|--|
| | VQFN (14) | 3.50 mm × 3.50 mm | |
| SN74CB3Q3125 | SSOP (16) | 4.90 mm × 3.90 mm | |
| 5117400303125 | TSSOP (16) | 5.00 mm × 4.40 mm | |
| | TVSOP (16) | 4.40 mm × 3.60 mm | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Pin numbers shown are for the DGV, PW, and RGY packages.



Table of Contents

| 1 | Feat | tures 1 | |
|---|------|------------------------------------|---|
| 2 | Арр | lications 1 | |
| 3 | Des | cription 1 | |
| 4 | Rev | ision History 2 | 2 |
| 5 | Pin | Configuration and Functions 3 | 3 |
| 6 | Spe | cifications4 | ŀ |
| | 6.1 | Absolute Maximum Ratings 4 | Ł |
| | 6.2 | ESD Ratings 4 | Ł |
| | 6.3 | Recommended Operating Conditions 4 | Ł |
| | 6.4 | Thermal Information 4 | Ł |
| | 6.5 | Electrical Characteristics 5 | 5 |
| | 6.6 | Switching Characteristics 5 | 5 |
| | 6.7 | Typical Characteristics 6 | 5 |
| 7 | Para | ameter Measurement Information7 | , |
| 8 | Deta | ailed Description 8 | 3 |
| | 8.1 | Overview | 3 |
| | 8.2 | Functional Block Diagram 8 | 3 |
| | | | |

| | 8.3 | Feature Description | 9 |
|----|------|--|----|
| | 8.4 | Device Functional Modes | 9 |
| 9 | App | lication and Implementation | 10 |
| | 9.1 | Application Information | 10 |
| | 9.2 | Typical Application | 10 |
| 10 | Pow | er Supply Recommendations | 11 |
| 11 | Laye | out | 12 |
| | 11.1 | Layout Guidelines | 12 |
| | 11.2 | Layout Example | 12 |
| 12 | Dev | ice and Documentation Support | 13 |
| | 12.1 | Documentation Support | 13 |
| | 12.2 | Community Resources | 13 |
| | | Trademarks | |
| | 12.4 | Electrostatic Discharge Caution | 13 |
| | 12.5 | Glossary | 13 |
| 13 | | hanical, Packaging, and Orderable mation | 13 |

4 Revision History

•

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2005) to Revision C


| Added Pin Functions table, ESD Ratings table, Thermal Information table, Detailed Description section, Application | |
|--|-----|
| and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation | |
| Support section, and Mechanical, Packaging, and Orderable Information section | . 1 |
| Deleted Ordering Information table. | . 1 |

www.ti.com

Page



5 Pin Configuration and Functions



Pin Functions

| | PIN | | PIN | | | |
|-----------------|-----------------|------|-----|----------------------------|--|--|
| NAME | DGV, PW, RGY | DBQ | I/O | DESCRIPTION | | |
| 1 0E | 1 | 2 | I | Output Enable (Active Low) | | |
| 1A | 2 | 3 | I/O | Channel 1A I/O 1A | | |
| 1B | 3 | 4 | I/O | Channel 1B I/O 1B | | |
| 2 0E | 4 | 5 | I | Output Enable (Active Low) | | |
| 2A | 5 | 6 | I/O | Channel 2A I/O 2A | | |
| 2B | 6 | 7 | I/O | Channel 2B I/O 2B | | |
| GND | 7 | 8 | _ | Ground | | |
| 3B | 8 | 10 | I/O | Channel 3B I/O 3B | | |
| ЗA | 9 | 11 | I/O | Channel 3A I/O 3B | | |
| 3 0E | 10 | 12 | I | Output Enable (Active Low) | | |
| 4B | 11 | 13 | I/O | Channel 4B I/O 4B | | |
| 4A | 12 | 14 | I/O | Channel 4A I/O 4B | | |
| 4 0E | 13 | 15 | I | Output Enable (Active Low) | | |
| NC | | 1, 9 | _ | No Connect | | |
| V _{CC} | 14 | 16 | _ | Power | | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | | MIN | MAX | UNIT |
|-------------------|---|--|--|------|------|------|
| V _{CC} | Supply voltage | | | -0.5 | 4.6 | V |
| VIN | Control input voltage ⁽²⁾⁽³⁾ | | | -0.5 | 7 | V |
| V _{I/O} | Switch I/O voltage ⁽²⁾⁽³⁾⁽⁴⁾ | | | -0.5 | 7 | V |
| I _{I/K} | Control input clamp current | V _{IN} < 0 | | | -50 | mA |
| I _{I/OK} | I/O port clamp current | V _{I/O} < 0 | | | -50 | mA |
| I _{IO} | ON-state switch current ⁽⁵⁾ | ON-state switch current ⁽⁵⁾ | | | ±64 | mA |
| | Continuous current through V _{CC} or GND | | | | ±100 | mA |
| TJ | Junction temperature | | | 150 | °C | |
| T _{stg} | Storage temperature | | | -65 | 150 | C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) V_{I} and V_{O} are used to denote specific conditions for $V_{I/O}$.

(5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---|--|-------|------|
| | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | +2000 | | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$ | +1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|----------------------------------|---------------------------|-----|-----|------|
| V_{CC} | Supply voltage | | 2.3 | 3.6 | V |
| V | High lovel control input voltage | V_{CC} = 2.3 V to 2.7 V | 1.7 | 5.5 | V |
| V _{IH} | High-level control input voltage | V_{CC} = 2.7 V to 3.6 V | 2 | 5.5 | v |
| V | | V_{CC} = 2.3 V to 2.7 V | 0 | 0.7 | V |
| VIL | Low-level control input voltage | V_{CC} = 2.7 V to 3.6 V | 0 | 0.8 | v |
| V _{I/O} | Data input and output voltage | | 0 | 5.5 | V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

| | | SN74CB3Q3257 | | | | |
|-------------------------------|--|---------------|-------------|------------|------------|------|
| THERMAL METRIC ⁽¹⁾ | | DBQ (SSOP) | DGV (TVSOP) | PW (TSSOP) | RGY (VQFN) | UNIT |
| | | 16 PINS | 14 PINS | 14 PINS | 14 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 90 | 127 | 113 | 47 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

| PA | RAMETER | | TEST CONDITION | IS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|--------------------------------|----------------|---------------------------|---|---|--|--------------------|------|------|
| V _{IK} | | V _{CC} = 3.6 V, | I _I = -18 mA | | | | -1.8 | V |
| I _{IN} | Control inputs | V _{CC} = 3.6 V, | $V_{IN} = 0$ to 5.5 V | | | | ±1 | μA |
| I _{OZ} ⁽³⁾ | | V _{CC} = 3.6 V, | $V_{O} = 0$ to 5.5 V, $V_{I} = 0$, | Switch OFF, $V_{IN} = V_{CC}$ or GND | | | ±1 | μA |
| I _{off} | | $V_{CC} = 0,$ | $V_{O} = 0$ to 5.5 V, | V ₁ = 0 | | | 1 | μA |
| I _{CC} | | V _{CC} = 3.6 V, | I _{I/O} = 0, Switch ON or OFF, | $V_{IN} = V_{CC}$ or GND | | 0.3 | 1 | mA |
| $\Delta I_{CC}^{(4)}$ | Control inputs | V _{CC} = 3.6 V, | One input at 3 V, | Other inputs at V_{CC} or GND | | | 30 | μA |
| ı (5) | Per control | V _{CC} = 3.6 V, | A and B ports open, | | | 0.04 | 0.2 | mA/ |
| $I_{CCD}^{(5)}$ | input | Control input switching a | at 50% duty cycle | | | | MHz | |
| C _{in} | Control inputs | V _{CC} = 3.3 V, | V _{IN} = 5.5 V, 3.3 V, or 0 |) | | 2.5 | 3.5 | pF |
| C _{io(OFF)} | | V _{CC} = 3.3 V, | Switch OFF, $V_{IN} = V_{CC}$ or GND, | $V_{I/O} = 5.5 V, 3.3 V, \text{ or } 0$ | | 4 | 5 | pF |
| C _{io(ON)} | | V _{CC} = 3.3 V, | Switch ON, V _{IN} = V _{CC} or GND, | $V_{I/O} = 5.5 V, 3.3 V, \text{ or } 0$ | | 8 | 10 | pF |
| | | $V_{CC} = 2.3 V,$ | $V_{I} = 0,$ | I _O = 30 mA | | 4 | 8 | |
| | | TYP at $V_{CC} = 2.5 V$ | V _I = 1.7 V, | I _O = –15 mA | ID 0.3 V _{CC} or GND 0.04 C, or 0 4 V, or 0 8 C, or 0 4 C | 9 | ~ | |
| r _{on} ⁽⁶⁾ | | V 2.V | $V_{I} = 0,$ | I _O = 30 mA | | 4 | 6 | Ω |
| | | $V_{CC} = 3 V$ | V _I = 2.4 V, | I _O = –15 mA | | 4 | 8 | |

(1)

 V_{IN} and I_{IN} refer to control inputs. $V_I,\,V_O,\,I_I$, and I_O refer to data pins. All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C. (2)

For I/O ports, the parameter I_{OZ} includes the input leakage current. (3)

(4)This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see (5) Figure 2).

Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is (6) determined by the lower of the voltages of the two (A or B) terminals.

6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| DADAMETED | FROM | то | $V_{CC} = 2.5 V \pm 0.2 V$ | | $V_{CC} = 3.3 V \pm 0.3 V$ | | |
|--------------------------------|---------|----------|----------------------------|------|----------------------------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | UNIT |
| $f \overline{OE}^{(1)}$ | ŌĒ | A or B | | 10 | | 20 | MHz |
| t _{pd} ⁽²⁾ | A or B | B or A | | 0.12 | | 0.2 | ns |
| t _{en} | OE | A or B | 1.5 | 6.7 | 1.5 | 6.6 | ns |
| t _{dis} | ŌĒ | A or B | 1 | 4.6 | 1 | 5.3 | ns |

(1)

Maximum switching frequency for control input ($V_0 > V_{CC}$, $V_I = 5 V$, $R_L \ge 1 M\Omega$, $C_L = 0$) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load (2)capacitance, when driven by an ideal voltage source (zero output impedance).

SN74CB3Q3125


SCDS143C-OCTOBER 2003-REVISED JUNE 2015

TEXAS INSTRUMENTS

www.ti.com


6.7 Typical Characteristics

At T_{A} = 25°C and V_{CC} = 3.3 V, unless otherwise noted.






7 Parameter Measurement Information



| IESI | V CC | 51 | ΓL | v | υĽ | ٧A |
|------------------------------------|--------------------------------|---------------------|----------------|--|----------------|--------|
| t _{pd(s)} | 2.5 V ± 0.2 V 3.3 V ± 0.3 V | Open Open | 500 Ω 500 Ω | V _{CC} or GND V _{CC} or GND | 30 pF 50 pF | |
| t _{PLZ} /t _{PZL} | 2.5 V ± 0.2 V | 2 × V _{CC} | 500 Ω | GND | 30 pF | 0.15 V |
| | 3.3 V ± 0.3 V | 2 × V _{CC} | 500 Ω | GND | 50 pF | 0.3 V |
| t _{PHZ} /t _{PZH} | 2.5 V ± 0.2 V | GND | 500 Ω | V _{CC} | 30 pF | 0.15 V |
| | 3.3 V ± 0.3 V | GND | 500 Ω | V _{CC} | 50 pF | 0.3 V |



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤10 MHz, $Z_0 = 50 \Omega$, $t_r \le 2.5$ ns, $t_f \le 2.5$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The t_{pd} propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74CB3Q3125 device is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The SN74CB3Q3125 device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3125 device provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3125 device is organized as four 1-bit bus switches with separate output-enable ($1\overline{OE}$, $2\overline{OE}$, $3\overline{OE}$, $4\overline{OE}$) inputs. It can be used as four 1-bit bus switches or as one 4-bit bus switch. When \overline{OE} is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.





Figure 4. Simplified Schematic, Each FET Switch (SW)

8.2 Functional Block Diagram





8.3 Feature Description

The SN74CB3Q3125 device has a high-bandwidth data path (up to 500 MHz) and has 5-V tolerant I/Os with the device powered up or powered down. It also has low and flat ON-state resistance (r_{on}) characteristics over operating range ($r_{on} = 4-\Omega$ Typ).

The SN74CB3Q3125 device has rail-to-rail switching on data I/O ports for 0-V to 5-V switching with 3.3-V V_{CC} and 0-V to 3.3-V switching with 2.5-V V_{CC} as well as bidirectional data flow with near-zero propagation delay and low input/output capacitance that minimizes loading and signal distortion ($C_{io(OFF)}$ = 3.5-pF Typ).

The SN74CB3Q3125 device also provides a fast switching frequency (f_{OE} = 20-MHz Max) with data and control inputs that provide undershoot clamp diodes as well as low power consumption (I_{CC} = 0.6-mA Typ).

The V_{CC} operating range is from 2.3 V to 3.6 V and the data I/Os support 0-V to 5-V signal levels of (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V).

The control inputs can be driven by TTL or 5-V or 3.3-V CMOS outputs, and I_{off} supports partial-power-down mode operation.

8.4 Device Functional Modes

Table 1 lists the functional modes for the SN74CB3Q3125 device.

| | INPUT/OUTPUT A | FUNCTION |
|---|-------------------|-----------------|
| L | В | A port = B port |
| Н | Z | Disconnect |

Table 1. Function Table

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74CB3Q3125 device can be used to control up to four channels simultaneously.

9.2 Typical Application

The application shown in Figure 5 is a 4-bit bus being controlled. The \overline{OE} pins are used to control the chip from the bus controller. This is a very generic example and can apply to many situations. If an application requires less than 4 bits, be sure to tie the A side to either high or low on unused channels.



Pin numbers for DGV, PW, RGY packages only

Figure 5. Typical Application of the SN74CB3Q3257

9.2.1 Design Requirements

The $0.1-\mu$ F capacitor must be placed as close as possible to the SN74CB3Q3257 device.



Typical Application (continued)

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*
 - Inputs and outputs are overvoltage tolerant, which slows them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommended output conditions:
 - Load currents must not exceed ±64 mA per channel
- 3. Frequency selection criterion:
 - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*

5 4 5 4 5 3 9 5 2 1 0 200 400 600 800 1000 1200 Time (ps)

9.2.3 Application Curve

Figure 6. Propagation Delay (t_{pd}) Simulation Result at V_{CC} = 3.3 V

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Absolute Maximum Ratings* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If multiple pins are labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pins. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

TEXAS INSTRUMENTS

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace, which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Figure 7 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 7. Trace Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



24-Apr-2015

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|-------------------------|---------|
| 74CB3Q3125DBQRE4 | ACTIVE | SSOP | DBQ | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | BU125 | Samples |
| 74CB3Q3125DBQRG4 | ACTIVE | SSOP | DBQ | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125DBQR | ACTIVE | SSOP | DBQ | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125DGVR | ACTIVE | TVSOP | DGV | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PWRE4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | BU125 | Samples |
| SN74CB3Q3125RGYR | ACTIVE | VQFN | RGY | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | BU125 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

 $\label{eq:obscillator} \textbf{OBSOLETE:} \ \textbf{TI} \ \textbf{has discontinued the production of the device}.$

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

 $\label{eq:tbd:tbd} \textbf{TBD:} \ \ \textbf{The Pb-Free/Green conversion plan has not been defined.}$

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

24-Apr-2015

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74CB3Q3125DBQR | SSOP | DBQ | 16 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| SN74CB3Q3125DGVR | TVSOP | DGV | 14 | 2000 | 330.0 | 12.4 | 6.8 | 4.0 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74CB3Q3125PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74CB3Q3125RGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Jan-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74CB3Q3125DBQR | SSOP | DBQ | 16 | 2500 | 340.5 | 338.1 | 20.6 |
| SN74CB3Q3125DGVR | TVSOP | DGV | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74CB3Q3125PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74CB3Q3125RGYR | VQFN | RGY | 14 | 3000 | 367.0 | 367.0 | 35.0 |

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.


D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AB.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated