# The SN54F299 is obsolete and no longer supplied.

## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDFS071B - MARCH 1987 - REVISED APRIL 2004


- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operates With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Direct Overriding Clear
- Applications:
  - Stacked or Pushdown Registers
  - Buffer Storage
  - Accumulator Registers

## description/ordering information


These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in a high-impedance state and permits data that is applied on the I/O ports to

SN54F299 . . . J PACKAGE SN74F299 . . . DW, N, OR NS PACKAGE (TOP VIEW)



SN54F299 . . . FK PACKAGE (TOP VIEW)



be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storage of data.

#### ORDERING INFORMATION

TA	PACKAG	<sub>SE</sub> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 20	SN74F299N	SN74F299N
0°C to 70°C	0010 DW	Tube of 25	SN74F299DW	F000
0 0 10 70 0	SOIC - DW	Reel of 2000	SN74F299DWR	F299
	SOP - NS	Reel of 2000	SN74F299NSR	74F299

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# The SN54F299 is obsolete and no longer supplied.


SDFS071B - MARCH 1987 - REVISED APRIL 2004

#### **FUNCTION TABLE**

MODE				INP	UTS							I/O P	ORTS				OUTPUTS	
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{A'}$	$Q_{H'}$
	L	Χ	L	L	L	Χ	Χ	Χ	L	L	L	L	L	L	L	L	L	L
Clear	L	L	X	L	L	Χ	Χ	Χ	L	L	L	L	L	L	L	L	L	L
	L	Н	Н	X	X	Χ	Χ	X	Х	X	X	X	X	X	Χ	X	L	L
Hold	Н	L	L	L	L	Χ	Х	Χ	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Поіа	Н	Χ	Χ	L	L	L	Χ	Χ	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>C0</sub>	$Q_{D0}$	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift	Н	L	Н	L	L	1	Χ	Н	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	QCn	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	QGn	Н	QGn
Right	Н	L	Н	L	L	$\uparrow$	Χ	L	L	$Q_{An}$	$Q_{Bn}$	QCn	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	QGn	L	QGn
Shift	Н	Н	L	L	L	1	Н	Χ	Q <sub>Bn</sub>	QCn	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	QGn	Q <sub>Hn</sub>	Н	Q <sub>Bn</sub>	Н
Left	Н	Н	L	L	L	1	L	Χ	Q <sub>Bn</sub>	QCn	$Q_{Dn}$	Q <sub>En</sub>	Q <sub>Fn</sub>	$Q_{Gn}$	Q <sub>Hn</sub>	L	$Q_{Bn}$	L
Load	Н	Н	Н	Χ	Χ	1	Χ	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

### logic diagram (positive logic)



‡ I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

## SN54F299, SN74F299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SDFS071B - MARCH 1987 - REVISED APRIL 2004

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state .	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V <sub>CC</sub>
Current into any output in the low state: $Q_{A'}$ or $Q_{H'}$	40 mÅ
SN54F299 (Q <sub>A</sub> thru Q <sub>H</sub> )	40 mA
SN74F299 (Q <sub>A</sub> thru Q <sub>H</sub> )	48 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	58°C/W
N package	69°C/W
NS package	60°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions (see Note 3)

			S	N54F29	9	S	N74F299	)	LINIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.8			0.8	V
lıK	Input clamp current				-18			-18	mA
	I Park Toward and an owner of	Q <sub>A</sub> ' or Q <sub>H</sub> '			- 1			- 1	4
ЮН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			-3			-3	mA
		Q <sub>A</sub> ' or Q <sub>H</sub> '			20			20	
lOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>			20			24	mA
TA	Operating free-air temperature		-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SDFS071B - MARCH 1987 - REVISED APRIL 2004

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				S	N54F29	9	S	N74F299	)	
PA	ARAMETER	TES	T CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	Q <sub>A</sub> ' or Q <sub>H</sub> '		I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
\/ - · ·	O . them. O .	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = - 1 mA	2.5	3.4		2.5	3.4		V
VOH	Q <sub>A</sub> thru Q <sub>H</sub>		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
	$Q_{A'}$ or $Q_{H'}$		$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	
VOL	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5				V
	QA IIII QH		$I_{OL} = 24 \text{ mA}$					0.35	0.5	
	A thru H	V 55V	V <sub>I</sub> = 5.5 V			1			1	A
I <sub>I</sub>	Any other	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
ı+	A thru H	V 55V	V. 07V			70			70	^
'IH <sup>‡</sup>	Any other	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
	A thru H					-0.65			-0.65	
IIL‡	S0 or S1	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-1.2			-1.2	mA
	Any other					-0.6			-0.6	
IOS§		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 4		68	95		68	95	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: ICC is measured with  $\overline{\text{OE1}}$ ,  $\overline{\text{OE2}}$ , and CLK at 4.5 V.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54	F299	SN74F299		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency				70		65		70	MHz
. 6		CLK high or low	7		8		7			
t <sub>W</sub>	Pulse duration	CLR low	7		8		7		ns	
	Setup time before	S0 or S1	High or low	8.5		9.5		8.5		
t	CLK↑	A/Q <sub>A</sub> thru H/Q <sub>H</sub> , SR, or SL	High or low	5.5		6.5		5.5		ns
t <sub>Su</sub>	Inactive-state setup time before CLK↑¶	CLR	High	7		13		7		113
	Hald time after CLICT	S0 or S1	High or low	0		0		0		
<sup>t</sup> h	Hold time after CLK↑	A/Q <sub>A</sub> thru H/Q <sub>H</sub> , SR, or SL	High or low	2	·	2	·	2		ns

 $<sup>\</sup>P$  Inactive-state setup time also is referred to as recovery time.

<sup>‡</sup> For I/O ports (QA thru QH), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>I</sub> R <sub>I</sub>	$V_{CC} = 5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25^{\circ}\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$			
			′F299			SN54		SN74F299		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			70	100		65		70		MHz
t <sub>PLH</sub>	CLK	00.0	3.2	6.6	9	2.7	10.5	3.2	10	20
<sup>t</sup> PHL	CLK	Q <sub>A′</sub> or Q <sub>H′</sub>	2.7	6.1	8.5	2.2	10	2.7	9.5	ns
<sup>t</sup> PLH	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	3.2	6.6	9	2.7	11	3.2	10	20
<sup>t</sup> PHL	CLK	QA tilla QH	4.2	8.1	11	3.7	12.5	4.2	12	ns
	CLR	$Q_{A'}$ or $Q_{H'}$	3.7	7.1	9.5	3.2	11.5	3.7	10.5	
<sup>t</sup> PHL	CLR	Q <sub>A</sub> thru Q <sub>H</sub>	5.7	10.6	14	5	15.5	5.7	15	ns
<sup>t</sup> PZH	OE1 or OE2	O . Albama O	2.7	5.6	8	2.2	10.5	2.7	9	
tPZL	OE LOF OE2	Q <sub>A</sub> thru Q <sub>H</sub>	3.2	6.6	10	2.7	12	3.2	11	ns
<sup>t</sup> PHZ	OE1 or OE2	Q <sub>A</sub> thru Q <sub>H</sub>	1.7	4.1	6	1.7	9	1.7	7	ns
<sup>t</sup> PLZ	OET OF OE2		1.2	3.6	5.5	1.2	7.5	1.2	6.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDFS071B - MARCH 1987 - REVISED APRIL 2004

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74F299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F299	Samples
SN74F299DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F299	Samples
SN74F299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F299N	Samples
SN74F299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		
SN74F299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F299N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

10-Jun-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F299DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F299DWR	SOIC	DW	20	2000	367.0	367.0	45.0

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity