
SCBS480K-JUNE 1994-REVISED JULY 2005

### **FEATURES**

- Members of Texas Instruments Widebus™ Family
- UBT<sup>™</sup> Transceivers Combine D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC<sup>™</sup> Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Translate Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Support Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- Identical to '16601 Function
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 500 mA Per JESD 17

## SN54GTL16612... WD PACKAGE SN74GTL16612... DGG OR DL PACKAGE



### **DESCRIPTION/ORDERING INFORMATION**

The 'GTL16612 devices are 18-bit UBT™ transceivers that provide LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. They combine D-type flip-flops and D-type latches to allow for transparent, latched, clocked, and clock-enabled modes of data transfer identical to the '16601 function. The devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

The user has the flexibility of using these devices at either GTL ( $V_{TT}$  = 1.2 V and  $V_{REF}$  = 0.8 V) or the preferred higher noise margin GTL+ ( $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant.  $V_{REF}$  is the reference input voltage for the B port.

 $V_{CC}$  (5 V) supplies the internal and GTL circuitry while  $V_{CC}$  (3.3 V) supplies the LVTTL output buffers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCBS480K-JUNE 1994-REVISED JULY 2005



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable(LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (OEAB and OEBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if OEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if OEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that for A to B, but uses OEBA, LEBA, CLKBA, and OEBA.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

### ORDERING INFORMATION

T <sub>A</sub>	PACKA	3E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP – DL	Tube	SN74GTL16612DL	CTI 16613		
–40°C to 85°C	330P - DL	Tape and reel	SN74GTL16612DLR	GTL16612		
	TSSOP - DGG	Tape and reel	SN74GTL16612DGGR	GTL16612		
–55°C to 125°C	CFP – WD	Tube	SNJ54GTL16612WD	SNJ54GTL16612WD		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **FUNCTION TABLE**(1)

		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Х	Z	Isolation
L	L	L	Н	Χ	B <sub>0</sub> <sup>(2)</sup>	Latabad atorogo of A data
L	L	L	L	Χ	B <sub>0</sub> (3)	Latched storage of A data
Х	L	Н	Х	L	L	Transparent
X	L	Н	X	Н	Н	Transparent
L	L	L	<b>↑</b>	L	L	Classed storage of A data
L	L	L	$\uparrow$	Н	Н	Clocked storage of A data
Н	L	L	Х	Х	B <sub>0</sub> <sup>(3)</sup>	Clock inhibit

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, CLKBA, and CEBA.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



SCBS480K-JUNE 1994-REVISED JULY 2005



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
\/	Cumply voltage range	3.3 V	-0.5	4.6	V
$V_{CC}$	Supply voltage range	5 V	-0.5	7	V
\/	Input voltage range(2)	A-port and control inputs	-0.5	7	V
VI	Input voltage range (2)	B port and V <sub>REF</sub>	-0.5	4.6	V
\/	Valtage range applied to any output in the high or never off state (2)	A port	-0.5	7	V
Vo	Voltage range applied to any output in the high or power-off state (2)	B port	-0.5	4.6	V
	Company into any autout in the law state	A port		128	Л
I <sub>O</sub>	Current into any output in the low state	B port		80	mA
Io	Current into any A-port output in the high state <sup>(3)</sup>			64	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
0	Declare thermal impadence (4)	DGG package		64	°C // //
$\theta_{JA}$	Package thermal impedance (4)	DL package		56	°C/W
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions (1)(2)(3)(4)

			SN54	4GTL16	612	SN74	GTL166	12	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V	Cupalyyaltaga	3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V
V <sub>CC</sub>	Supply voltage	5 V	4.75	5	5.25	4.75	5	5.25	V
V	Termination	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V
V <sub>TT</sub>	voltage	GTL+	1.35	1.5	1.65	1.35	1.5	1.65	V
\/	Deference voltage	GTL	0.74	0.8	0.87	0.74	0.8	0.87	V
$V_{REF}$	Reference voltage	GTL+	0.87	1	1.1	0.87	1	1.1	V
V	Input voltage	B port			V <sub>TT</sub>			V <sub>TT</sub>	V
VI	Input voltage	Except B port			5.5			5.5	V
V	High-level	B port	V <sub>REF</sub> + 50 mV			$V_{REF}$ + 50 mV			<b>V</b>
V <sub>IH</sub>	input voltage	Except B port	2			2			V
\/	Low-level	B port			V <sub>REF</sub> – 50 mV			V <sub>REF</sub> – 50 mV	V
$V_{IL}$	input voltage	Except B port			0.8			0.8	V
I <sub>IK</sub>	Input clamp current				-18			-18	mA
I <sub>OH</sub>	High-level output current	A port			-32			-32	mA
	Low-level	A port			64			64	A
I <sub>OL</sub>	output current	B port			40			40	mA
T <sub>A</sub>	Operating free-air te	mperature	-55		125	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

The package thermal impedance is calculated in accordance with JESD 51-7.

Normal connection sequence is GND first,  $V_{CC}$  = 5 V second, and  $V_{CC}$  = 3.3 V, I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.

V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is two-thirds V<sub>TT</sub>.



SCBS480K-JUNE 1994-REVISED JULY 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DADA	METED	TEST CONDI	TIONS	SN54G	TL16612	2	SN74G	TL16612	2	UNIT
V <sub>IK</sub>		TEST CONDI	IIONS	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> (3.3 V) = 3.15 V, V <sub>CC</sub> (5 V) = 4.75 V	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	A port	$V_{CC}$ (3.3 V) = 3.15 V to 3.45 V, $V_{CC}$ (5 V) = 4.75 V to 5.25 V	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> (3.3 V) - 0.2			V <sub>CC</sub> (3.3 V) - 0.2			V
·OH	7. 60.0	$V_{CC}$ (3.3 V) = 3.15 V,	$I_{OH} = -8 \text{ mA}$	2.4			2.4			
		$V_{CC}$ (5 V) = 4.75 V	$I_{OH} = -32 \text{ mA}$	2			2			
			$I_{OL} = 100 \mu A$			0.2			0.2	
	A port	$V_{CC}$ (3.3 V) = 3.15 V,	$I_{OL} = 16 \text{ mA}$			0.4			0.4	
$V_{OL}$	A port	$V_{CC}$ (5 V) = 4.75 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V
OL			$I_{OL} = 64 \text{ mA}$			0.6			0.55	
	B port	$V_{CC}$ (3.3 V) = 3.15 V, $V_{CC}$ (5 V $I_{OL}$ = 40 mA	') = 4.75 V,			0.5			0.4	
	Control inputs	$V_{CC}$ (3.3 V) = 0 or 3.45 V, $V_{CC}$ (5 V) = 0 or 5.25 V	V <sub>I</sub> = 5.5 V			10			10	
			V <sub>I</sub> = 5.5 V			1000			20	
I <sub>I</sub>	A port	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 V) = 5.25 V	$V_{I} = V_{CC} (3.3 \text{ V})$			1			1	μА
•		VCC (0 V) = 0.25 V	$V_I = 0$			-30			-30	
	D	V <sub>CC</sub> (3.3 V) = 3.45 V,	$V_{I} = V_{CC} (3.3 \text{ V})$			5			5	
	B port	V <sub>CC</sub> (5 V) = 5.25 V	$V_1 = 0$			<b>-</b> 5			-5	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 4.5 V			1000			100	μΑ
			V <sub>I</sub> = 0.8 V	75			75			
I <sub>I(hold)</sub>	A port	$V_{CC}$ (3.3 V) = 3.15 V,	V <sub>I</sub> = 2 V	-75			-75			μΑ
·I(noid)	71 011	$V_{CC}$ (5 V) = 4.75 V	$V_1 = 0 \text{ to } V_{CC}$ (3.3 V) <sup>(2)</sup>			±500			±500	μιτ
	A port	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 V	') = 5.25 V, V <sub>O</sub> = 3 V			1			1	^
l <sub>OZH</sub>	B port	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 V	') = 5.25 V, V <sub>O</sub> = 1.2 V			10			10	μΑ
	A port	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 V	$V = 5.25 \text{ V}, V_0 = 0.5 \text{ V}$			-1			-1	^
I <sub>OZL</sub>	B port	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 V	') = 5.25 V, V <sub>O</sub> = 0.4 V			-10			-10	μΑ
	_	V <sub>CC</sub> (3.3 V) = 3.45 V,	Outputs high			1			1	
I <sub>CC</sub> (3.3 V)	A or B port	$V_{CC}$ (5 V) = 5.25 V, $I_{O}$ = 0,	Outputs low			5			5	mA
(0.0 1)	port	$V_I = V_{CC}$ (3.3 V) or GND	Outputs disabled			1			1	
		V <sub>CC</sub> (3.3 V) = 3.45 V,	Outputs high			120			120	
I <sub>CC</sub> (5 V)	A or B	$V_{CC}$ (5 V) = 5.25 V, $I_{O}$ = 0,	Outputs low			120			120	mA
(5 V)	port	$V_I = V_{CC}$ (3.3 V) or GND	Outputs disabled			120			120	
ΔI <sub>CC</sub> <sup>(3)</sup>	$V_{CC}$ (3.3 V) = 3.45 V, $V_{CC}$ (5 A-port or control inputs at V <sub>0</sub> One input at 2.7 V		() = 5.25 V, (3.3 V) or GND,			1			1	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.15 V or 0			3.5	12		3.5		pF
C.	A port	V <sub>O</sub> = 3.15 V or 0			12	18		12		pF
$C_{io}$	B port	v <sub>0</sub> = 3.13 v 0/ 0			-	10		-	5	þΕ

<sup>(1)</sup> All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

SCBS480K-JUNE 1994-REVISED JULY 2005



### **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.2 V and  $V_{REF}$  = 0.8 V for GTL (unless otherwise noted) (see Figure 1)

			SN54GTL	.16612	SN74GTL	.16612	LINUT
			MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency			95		95	MHz
	Pulse duration	LEAB or LEBA high	3.3		3.3		20
t <sub>w</sub>	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		ns
		A before CLKAB↑	1.3		1.3		
		B before CLKBA↑	3.4		2.5		
	Catur time	A before LEAB↓	1.2		0		
t <sub>su</sub>	Setup time	B before LEBA↓	1		1		ns
		CEAB before CLKAB↑	2.1		2		
		CEBA before CLKBA↑	2.6		2.2		
		A after CLKAB↑	2.9		1.6		
		B after CLKBA↑	4.1		0.3		
	Hald Co.	A after LEAB↓	4.5		4		
t <sub>h</sub>	Hold time	B after LEBA↓	4.3		3.6		ns
		CEAB after CLKAB↑			0.8		
		CEBA after CLKBA↑	1.1		1.1		

## **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.2 V and  $V_{REF}$  = 0.8 V for GTL (see Figure 1)

DADAMETED	FROM	то	SN	54GTL16	612	SN	74GTL16	612	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNII
f <sub>max</sub>			95			95			MHz
t <sub>PLH</sub>	Α	В	1	2.8	4.5	1.5	2.8	4.1	ns
t <sub>PHL</sub>	Α	ь	1	2.5	4.5	1.3	2.5	4	115
t <sub>PLH</sub>	LEAB	В	1	3.6	5.5	2	3.6	5.3	ns
t <sub>PHL</sub>	LLAD	ם	1	3.5	6	1.9	3.5	5.4	115
t <sub>PLH</sub>	CLKAB	В	1	3.7	5.5	2.3	3.7	5.3	ns
t <sub>PHL</sub>	CLIAD	<u> </u>	1	3.4	5.5	1.9	3.4	5.4	113
t <sub>en</sub>	<del>OEAB</del>	В	1	3.3	5.5	2	3.3	5.5	ns
$t_{dis}$	OLAB	ם	1	3.4	5.5	2	3.4	5.1	113
t <sub>r</sub>	Transition time, B of	utputs (0.5 V to 1 V)		1.3			1.3		ns
t <sub>f</sub>	Transition time, B of	utputs (1 V to 0.5 V)		0.5			0.5		ns
t <sub>PLH</sub>	В	Α	2	4.1	6.9	2.1	4.1	6.3	ns
t <sub>PHL</sub>	В	Α	1	2.9	5.1	1.2	2.9	4.6	115
t <sub>PLH</sub>	LEBA	Α	2	3.7	6.1	2.3	3.7	5.7	ns
t <sub>PHL</sub>	LLDA	Α	1	3	5.1	1.8	3	4.8	115
t <sub>PLH</sub>	CLKBA	Α	2	3.8	6.4	2.5	3.8	6.1	ns
t <sub>PHL</sub>	OLNDA	^	2	3.3	5.6	2.3	3.3	5.2	115
t <sub>en</sub>	<del>OEBA</del>	А	1	5	7.5	2.3	5	7.4	nc
t <sub>dis</sub>	UEDA	Α.	2	4.3	6.9	2.5	4.3	6.4	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C.



SCBS480K-JUNE 1994-REVISED JULY 2005

### **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (unless otherwise noted) (see Figure 1)

			SN54GTL	.16612	SN74GTL	.16612	LINUT
			MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency			95		95	MHz
	Pulse duration	LEAB or LEBA high	3.3		3.3		ns
t <sub>w</sub>	Pulse duration	CLKAB or CLKBA high or low	5.6		5.6		ns
		A before CLKAB↑	1.3		1.3		
		B before CLKBA↑	3.2		2.3		
	Catura tima	A before LEAB↓ 1.2		0			
t <sub>su</sub>	u Setup time	B before LEBA↓	1.3		1.3		ns
		CEAB before CLKAB↑	2.1		2		
		CEBA before CLKBA↑	2.6		2.2		
		A after CLKAB↑	2.9		1.6		
		B after CLKBA↑	4.4		0.3		
	الماط فنجم	A after LEAB↓	4.5		4		
t <sub>h</sub>	Hold time	B after LEBA↓	4.3		3.6		ns
		2		0.8			
		CEBA after CLKBA↑	1.1		1.1		

### **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTL+ (see Figure 1)

DADAMETED	FROM	то	SN	54GTL16	612	SN7	74GTL166	612	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNII
f <sub>max</sub>			95			95			MHz
t <sub>PLH</sub>	A	В	1	2.8	4.5	1.5	2.8	4.1	ns
t <sub>PHL</sub>	A	Б	1	2.5	4.6	1.3	2.5	4.1	115
t <sub>PLH</sub>	LEAB	В	1	3.6	5.5	2	3.6	5.3	ns
t <sub>PHL</sub>	LEAD	Ь	1	3.5	6.1	1.9	3.5	5.5	115
t <sub>PLH</sub>	CLKAB	В	1	3.7	5.5	2.3	3.7	5.3	ns
t <sub>PHL</sub>	CLNAD	Ь	1	3.4	5.6	1.9	3.4	5.5	115
t <sub>PLH</sub>	<u>OEAB</u>	В	1	3.4	5.5	2	3.4	5.1	ns
t <sub>PHL</sub>	OEAB	Ь	1	3.3	5.6	2	3.3	5.6	115
t <sub>r</sub>	Transition time, B o	utputs (0.5 V to 1 V)		1.5			1.5		ns
t <sub>f</sub>	Transition time, B o	utputs (1 V to 0.5 V)		8.0			0.8		ns
t <sub>PLH</sub>	В	A	1.9	4	6.9	2	4	6.3	ns
t <sub>PHL</sub>	Б	A	0.9	2.8	4.9	1.1	2.8	4.4	115
t <sub>PLH</sub>	LEBA	A	2	3.7	6.1	2.3	3.7	5.7	20
t <sub>PHL</sub>	LEDA	A	1	3	5.1	1.8	3	4.8	ns
t <sub>PLH</sub>	CLKDA	A	2	3.8	6.4	2.5	3.8	6.1	20
t <sub>PHL</sub>	CLKBA	A	2	3.3	5.6	2.3	3.3	5.2	ns
t <sub>en</sub>	ОЕВА	A	1	5	7.5	2.3	5	7.4	20
t <sub>dis</sub>	UEDA	A	2	4.3	6.9	2.5	4.3	6.4	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  (3.3 V) = 3.3 V,  $V_{CC}$  (5 V) = 5 V,  $T_A$  = 25°C.



# PARAMETER MEASUREMENT INFORMATION $V_{TT}$ = 1.2 V, $V_{REF}$ = 0.8 V for GTL and $V_{TT}$ = 1.5 V, $V_{REF}$ = 1 V for GTL+



(1) All control inputs are TTL levels.

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





25-Oct-2016

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9689001QXA	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9689001QX A SNJ54GTL16612W D	Samples
SN74GTL16612DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16612	Samples
SN74GTL16612DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16612	Samples
SNJ54GTL16612WD	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9689001QX A SNJ54GTL16612W D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

25-Oct-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54GTL16612, SN74GTL16612:

Catalog: SN74GTL16612

Military: SN54GTL16612

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16612DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 10-Aug-2016




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16612DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### WD (R-GDFP-F\*\*)

### **CERAMIC DUAL FLATPACK**

### **48 LEADS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity