## SN75C189, SN75C189A QUADRUPLE LOW-POWER LINE RECEIVERS

- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU Recommendation V. 28
- Low Supply Current . . . $420 \mu \mathrm{~A}$ Typ
- Preset On-Chip Input Noise Filter
- Built-in Input Hysteresis
- Response and Threshold Control Inputs
- Push-Pull Outputs
- Functionally Interchangeable and Pin-to-Pin Compatible With Texas Instruments SN75189/SN75189A and Motorola MC1489/MC1489A
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic (N) DIP

D, DB, OR N PACKAGE
(TOP VIEW)

description
The SN75C189 and SN75C189A are low-power, bipolar, quadruple line receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed to conform to TIA/EIA-232-F.

The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has provision for adjustment of the overall input threshold levels. This is achieved by choosing external series resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state if the input is open circuit or shorted to ground.
These devices have an on-chip filter that rejects input pulses of less than $1-\mu \mathrm{s}$ duration. An external capacitor can be connected from the control pins to ground to provide further input noise filtering for each receiver.
The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN75C189 and SN75C189A outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C189 and SN75C189A are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

SLLS041G - OCTOBER 1988 - REVISED JANUARY 2000

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (each receiver)



## schematic of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

$\qquad$


Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $86^{\circ} \mathrm{C} / \mathrm{W}$
DB package ........................................ $96^{\circ} \mathrm{C} / \mathrm{W}$
N package ........................................... $80^{\circ} \mathrm{C} / \mathrm{W}$
Lead temperature $1,6 \mathrm{~mm}(1 / 16 \mathrm{inch})$ from case for 10 seconds ................................... $260^{\circ} \mathrm{C}$

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltages are with respect to network GND.
2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions

|  |  | MIN | NOM |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage (see Note 3) | 6 | UNIT |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current | -25 | 25 |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | V |
|  | Response-control current | -3.2 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 3.2 | mA |

NOTE 3: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if -10 V is a maximum, the typical value is a more negative voltage.
electrical characteristics over recommended free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise noted) (see Note 4)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IT}}+$ Positive-going input threshold voltage |  | 'C189 | See Figure 1 |  | 1 |  | 1.5 | V |
|  |  | 'C189A |  |  | 1.6 |  | 2.25 |  |
| VIT- Negative-going input threshold voltage |  | 'C189 | See Figure 1 |  | 0.75 |  | 1.25 | V |
|  |  | 'C189A |  |  | 0.75 | 1 | 1.25 |  |
| Vhys | Input hysteresis voltage ( $\mathrm{V}_{\text {IT }+}-\mathrm{V}_{\text {IT-}}$ ) | 'C189 | See Figure 1 |  | 0.15 | 0.33 |  | V |
|  |  | 'C189A |  |  | 0.65 | 0.97 |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ High-level output voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 6 \mathrm{~V}, \\ & \mathrm{I} \mathrm{OH}=-20 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=0.75 \mathrm{~V},$ | 3.5 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 6 \mathrm{~V}, \\ & \mathrm{I} \mathrm{OH}=-3.2 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=0.75 \mathrm{~V},$ | 2.5 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 6 \mathrm{~V}, \\ \mathrm{IOL}=3.2 \mathrm{~mA} \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V},$ |  |  | 0.4 | V |
| ${ }_{\text {IH }}$ | High-level input current |  | See Figure 2 | $\mathrm{V}_{1}=25 \mathrm{~V}$ | 3.6 |  | 8.3 | mA |
|  |  |  |  | $\mathrm{V}_{1}=3 \mathrm{~V}$ | 0.43 |  | 1 |  |
| IIL | Low-level input current |  | See Figure 2 | $\mathrm{V}_{1}=-25 \mathrm{~V}$ | -3.6 |  | -8.3 | mA |
|  |  |  |  | $\mathrm{V}_{1}=-3 \mathrm{~V}$ | -0.43 |  | -1 |  |
| IOS | Short-circuit output current |  | See Figure 3 |  |  |  | -35 | mA |
| ICC | Supply current |  | $\mathrm{V}_{\mathrm{I}}=5 \mathrm{~V},$ <br> See Figure 2 | No load, |  | 420 | 700 | $\mu \mathrm{A}$ |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 4: All characteristics are measured with response-control terminal open.
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN TYP MAX | UNIT |
| :---: | :---: | :---: | :---: |
| tPLH Propagation delay time, low- to high-level output | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \quad \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}, \quad$ See Figure 4 | 6 | $\mu \mathrm{s}$ |
| tPHL Propagation delay time, high- to low-level output |  | 6 | $\mu \mathrm{s}$ |
| t'LH Transition time, low- to high-level output $\ddagger$ |  | 500 | ns |
| t THL Transition time, high- to low-level output $\ddagger$ |  | 300 | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{N})}$ Duration of longest pulse rejected as noise§ |  | 16 | $\mu \mathrm{s}$ |

$\ddagger$ Measured between $10 \%$ and $90 \%$ points of output waveform
$\S$ The receiver ignores any positive- or negative-going pulse that is less than the minimum value of $\mathrm{t}_{\mathrm{w}}(\mathrm{N})$ and accepts any postive- or negative-going pulse greater than the maximum of $t_{w}(\mathrm{~N})$.

## PARAMETER MEASUREMENT INFORMATION



NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
Figure 1. $\mathrm{V}_{\mathrm{T}_{+}}, \mathrm{V}_{\mathrm{IT}_{-},} \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
Figure 2. $I_{I H}, I_{I L}, I_{C C}$


NOTE A: Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
Figure 3. IOS

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitances.
B. The pulse generator has the following characteristics: $Z_{O}=50 \Omega, t_{w}=25 \mu \mathrm{~s}$.

Figure 4. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

SN75C189
INPUT THRESHOLD VOLTAGE (POSITIVE GOING) vs
FREE-AIR TEMPERATURE


Figure 5

SN75C189
INPUT THRESHOLD VOLTAGE (NEGATIVE GOING) vs
FREE-AIR TEMPERATURE


Figure 7

SN75C189A
INPUT THRESHOLD VOLTAGE (POSITIVE GOING) vs
FREE-AIR TEMPERATURE


Figure 6

SN75C189A
INPUT THRESHOLD VOLTAGE (NEGATIVE GOING)
vs
FREE-AIR TEMPERATURE


Figure 8

## TYPICAL CHARACTERISTICS



Figure 9

HIGH-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE


Figure 11

SN75C189A INPUT HYSTERESIS
vs
FREE-AIR TEMPERATURE


Figure 10

LOW-LEVEL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE


Figure 12

## TYPICAL CHARACTERISTICS

SN75C189
HIGH-LEVEL INPUT CURRENT
VS
FREE-AIR TEMPERATURE


Figure 13

SN75C189
LOW-LEVEL INPUT CURRENT
vs
FREE-AIR TEMPERATURE


Figure 15

SN75C189A
HIGH-LEVEL INPUT CURRENT
vs
FREE-AIR TEMPERATURE


Figure 14

SN75C189A
LOW-LEVEL INPUT CURRENT
vs
FREE-AIR TEMPERATURE


Figure 16

## TYPICAL CHARACTERISTICS



Figure 17


Figure 19

LOW-LEVEL SHORT-CIRCUIT OUTPUT CURRENT vs
FREE-AIR TEMPERATURE


Figure 18

PROPAGATION DELAY TIME, LOW- TO HIGH-LEVEL OUTPUT
vs
FREE-AIR TEMPERATURE


Figure 20

## TYPICAL CHARACTERISTICS



Figure 21

TRANSITION TIME,
LOW- TO HIGH-LEVEL OUTPUT
vs


Figure 22

TRANSITION TIME,
HIGH- TO LOW-LEVEL OUTPUT
VS
FREE-AIR TEMPERATURE


Figure 23

## PACKAGE OPTION ADDENDUM

www.ti.com

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $\qquad$ <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75C189AD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189ADBLE | OBSOLETE | SSOP | DB | 14 |  | TBD | Call TI | Call TI | 0 to 70 |  |  |
| SN75C189ADBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | CA189A | Samples |
| SN75C189ADBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | CA189A | Samples |
| SN75C189ADG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189ADR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189ADRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189ADRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189AN | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type | 0 to 70 | SN75C189AN | Samples |
| SN75C189ANE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75C189AN | Samples |
| SN75C189ANSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189ANSRG4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189A | Samples |
| SN75C189D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75C189 | Samples |
| SN75C189DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75C189 | Samples |
| SN75C189DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75C189 | Samples |
| SN75C189DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75C189 | Samples |
| SN75C189N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75C189N | Samples |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75C189NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75C189 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

REEL DIMENSIONS


W1

TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 <br> $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75C189ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN75C189ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN75C189ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN75C189ANSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN75C189DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN75C189NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN75C189ADBR | SSOP | DB | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN75C189ADR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN75C189ADR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN75C189ANSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN75C189DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN75C189NSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

NS (R-PDSO-G**)
14-PINS SHOWN


| AIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of Tl components or services with statements different from or beyond the parameters stated by Tl for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products |  | Applications |  |
| :---: | :---: | :---: | :---: |
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com |  |  |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessco |  |  |

