

Sample &

Buy







SCLS520E - AUGUST 2003 - REVISED JANUARY 2015

SN74LV4051A-Q1 8-Channel Analog Multiplexer/Demultiplexer

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- 2-V to 5.5-V V_{CC} Operation
- Supports Mixed-Mode Voltage Operation on All • Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications 2

- Automotive Infotainment and Cluster
- Telematics, eCall

3 Description

Tools &

Software

This 8-channel CMOS analog multiplexer and demultiplexer is designed for 2-V to 5.5-V V_{CC} operation.

Support &

Community

20


The SN74LV4051A handles analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)									
	TSSOP (16)	5.00 mm × 4.40 mm									
SN74LV4051A-Q1	SOIC (16)	10.30 mm × 7.50 mm									
	SOIC (16)	9.90 mm × 3.91 mm									

(1) For all available packages, see the orderable addendum at the end of the data sheet.





2

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 6
	6.5	Electrical Characteristics 6
	6.6	Switching Characteristics V _{CC} = $3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$
	6.7	Switching Characteristics $V_{CC} = 5 V \pm 0.5 V$
	6.8	Analog Switch Characteristics 7
	6.9	Operating Characteristics7
7		ameter Measurement Information
8	Deta	ailed Description 11

4 Revision History

Changes from Revision D (June 2011) to Revision E

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 5

	8.1	Overview	. 11
	8.2	Functional Block Diagram	. 11
	8.3	Feature Description	. 11
	8.4	Device Functional Modes	. 11
9	Арр	lication and Implementation	12
	9.1	Application Information	. 12
	9.2	Typical Application	. 12
10	Pow	ver Supply Recommendations	13
11	Lay	out	13
	11.1	Layout Guidelines	. 13
	11.2	Layout Example	. 13
12	Dev	ice and Documentation Support	14
	12.1	Trademarks	. 14
	12.2	Electrostatic Discharge Caution	. 14
	12.3	Glossary	. 14
13		hanical, Packaging, and Orderable rmation	14

Copyright © 2003–2015, Texas Instruments Incorporated

EXAS STRUMENTS

www.ti.com

Page



5 Pin Configuration and Functions


D, D	D, DW, or PW Package 16 Pins Top View											
Y4	Ч	1	υ	16	v _{cc}							
Y4 Y6	Д	2		15	Y2							
СОМ		3		14] Y1							
Y7	D	4		13] Y0							
Y5	ľ	5		12] Y3							
INH	D	6		11	A							
GND	I	7		10]в							
GND	q	8		9]c							

Pin Functions

F	PIN	- I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
Y4	1	I ⁽¹⁾	Input to mux
Y6	2	I ⁽¹⁾	Input to mux
COM	3	O ⁽¹⁾	Output of mux
Y7	4	I ⁽¹⁾	Input to mux
Y5	5	I ⁽¹⁾	Input to mux
INH	6	⁽¹⁾	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
GND	7	—	Ground
GND	8		Ground
С	9	I	Selector line for outputs (see <i>Device Functional Modes</i> for specific information)
В	10	I	Selector line for outputs (see <i>Device Functional Modes</i> for specific information)
А	11	I	Selector line for outputs (see <i>Device Functional Modes</i> for specific information)
Y3	12	I ⁽¹⁾	Input to mux
Y0	13	I ⁽¹⁾	Input to mux
Y1	14	I ⁽¹⁾	Input to mux
Y2	15	I ⁽¹⁾	Input to mux
Vcc	16	I	Device power input

(1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins Y0-Y7 may be considered outputs (O) and the COM pin may be considered inputs (I).







Copyright © 2003–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7 V	
VI	Input voltage ⁽²⁾	-0.5	7 V	V	
V _{IO}	Switch I/O voltage ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	, i i i i i i i i i i i i i i i i i i i	
I _{IK}	Input clamp current	V ₁ < 0	-20		
I _{IOK}	I/O diode current	V _{IO} < 0	-50		~^^
I _T	Switch through current	$V_{IO} = 0$ to V_{CC}	-25	25	mA
	Continuous current through V _{CC} or GND	-50	50		
T _{stg}	Storage temperature	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per AEC Q100	±2000		
V		Charged device model (CDM) per AEC	All pins	±500	V
V _(ESD)		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 8, 9, and 16)	±750	v

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

See⁽¹⁾

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2 ⁽²⁾		5.5	V
		V _{CC} = 2 V	1.5			
	1 Patrick Income Construction and	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$			V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$			V
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
	Low-level input voltage	$V_{CC} = 2 V$			0.5	
v		V_{CC} = 2.3 V to 2.7 V			$V_{CC} \times 0.3$	V
V _{IL}		$V_{CC} = 3 V \text{ to } 3.6 V$			$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 V \text{ to } 5.5 V$			$V_{CC} \times 0.3$	
VI	Control input voltage		0		5.5	V
V _{IO}	Input/output voltage		0		V _{CC}	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V			100	ns/V
		$V_{CC} = 4.5 V \text{ to } 5.5 V$			20	
-	Operating free-air	SN74LV4051ATDRQ1,SN74LV4051ATDWRQ1	40		405	
T _A	temperature	SN74LV4051ATPWRQ1	-40		105	°C
T _A	Operating free-air temperature	SN74LV4051AQPWRQ1	-40		125	Ū

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

(2) With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

Copyright © 2003–2015, Texas Instruments Incorporated

SN74LV4051A-Q1

SCLS520E-AUGUST 2003-REVISED JANUARY 2015

www.ti.com

ISTRUMENTS

EXAS

6.4 Thermal Information

			SN74LV4051A-Q1						
	THERMAL METRIC ⁽¹⁾	DW	PW	D	UNIT				
		16 PINS	16 PINS	16 PINS					
$R_{\theta JB}$	Junction-to-board thermal resistance	85.1	92.4	113.3					
R _{0JC(top)}	Junction-to-case (top) thermal resistance	47.2	52.9	48.1					
$R_{\theta JB}$	Junction-to-board thermal resistance	49.8	49.5	58.4	°C/W				
ΨJT	Junction-to-top characterization parameter	17.8	15.5	6.2					
Ψ_{JB}	Junction-to-board characterization parameter	49.3	49.2	57.8					

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST		T₄	= 25°C	;	T _A =	-40 to 10	5°C	T _A = -	40 to 12	5°C	
	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
		I _T = 2 mA,	2.3 V		38	180			225			225	
r _{on}	On-state switch resistance	$V_{I} = V_{CC}$ or GND, $V_{INH} = V_{IL}$	3 V		30	150			190			190	Ω
		(see Figure 2)	4.5 V		22	75			100			100	
		$I_{T} = 2 \text{ mA},$	2.3 V		113	500			600			600	
r _{on(p)}	Peak on-state resistance	$V_I = V_{CC}$ or GND,	3 V		54	180			225			225	Ω
		$V_{INH} = V_{IL}$	4.5 V		31	100			125			125	
Difference in on-state		$I_{T} = 2 \text{ mA},$	2.3 V		2.1	30			40			40	
Δr_{on}	resistance between	$V_I = V_{CC}$ or GND,	3 V		1.4	20			30			30	Ω
	switch	$V_{INH} = V_{IL}$	4.5 V		1.3	15			20			20	
I _I	Control input current	$V_1 = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1			±1			±2	μA
I _{S(off)}	Off-state switch leakage current		5.5 V			±0.1			±1			±2	μΑ
I _{S(on)}	On-state switch leakage current		5.5 V			±0.1			±1			±2	μA
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	5.5 V						20			40	μA
C _{IC}	Control input capacitance	f = 10 MHz	3.3 V		2								pF
C _{IS}	Common terminal capacitance		3.3 V		23.4								pF
C _{OS}	Switch terminal capacitance		3.3 V		5.7								pF
C _F	Feedthrough capacitance				0.5								pF

Copyright © 2003–2015, Texas Instruments Incorporated



6.6 Switching Characteristics V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETE	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T,	₄ = 25°	С	T _A = -40 t 105°C	to	T _A = -40 125°0		UNIT
	(INPOT)	(001201)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} Propagat t _{PHL} delay tim		Yn or COM	C _L = 50 pF (see Figure 5)		2.5	9		12		14	ns
t _{PZH} Enable d t _{PZL} time	elay INH	COM or Yn	C _L = 50 pF (see Figure 6)		5.5	20		25		25	ns
t _{PHZ} Disable c _{tPLZ} time	elay INH	COM or Yn	C _L = 50 pF (see Figure 6)		8.8	20		25		25	ns

6.7 Switching Characteristics $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	FROM	то	TEST	TA	= 25°C	;	T _A =	-40 to 1	105°C	T _A = -	40 to 1	25°C	UNIT
PA	RAMEIER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50 pF (see Figure 5)		1.5	6			8			10	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50 pF (see Figure 6)		4	14			18			18	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	C _L = 50 pF (see Figure 6)		6.2	14			18			18	ns

6.8 Analog Switch Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CON		V _{cc}	T _A	= 25°C		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONL	TEST CONDITIONS		MIN	TYP	MAX			
			C _L = 50 pF,		2.3 V		20				
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine wa	ave) ⁽¹⁾	3 V		25		MHz		
(ounion on)			(see Figure 7)		4.5 V		35				
Crosstalk			C _L = 50 pF,		2.3 V		20				
(control input to signal	INH	COM or Yn	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (square	wave)	3 V		35		mV		
output)			(seeFigure 8)	4.5 V		60					
Feedthrough			C _L = 50 pF,		2.3 V		-45				
attenuation	COM or Yn	Yn or COM	$R_{L} = 600 \Omega,$ $f_{in} = 1 MHz^{(2)}$		3 V		-45		dB		
(switch off)			(see Figure 9)		111		4.5 V		-45		
			C _L = 50 pF,	V _I = 2 Vp-p	2.3 V		0.1%				
Sine-wave distortion	COM or Yn	Yn or COM	$R_{L} = 10 \text{ k}\Omega,$ $f_{in} = 1 \text{ kkHz}$ (sine	V _I = 2.5 Vp-p	3 V		0.1%	%			
			wave) (see Figure 10)	V _I = 4 Vp-p	4.5 V		0.1%				

(1) Adjust f_{in} voltage to obtain 0-dBm output. Increase fin frequency until dB meter reads -3 dB.

(2) Adjust fin voltage to obtain 0-dBm input.


6.9 Operating Characteristics

 V_{CC} = 3.3 V, T_A = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	5.9	pF



7 Parameter Measurement Information







Condition 1: $V_I = 0$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = 0$







Figure 4. On-State Switch Leakage-Current Test Circuit



SN74LV4051A-Q1 SCLS520E –AUGUST 2003–REVISED JANUARY 2015

www.ti.com

Parameter Measurement Information (continued)









Figure 6. Switching Time (t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}), Control to Signal Output

Parameter Measurement Information (continued)



NOTE A: fin is a sine wave.

Figure 7. Frequency Response (Switch On)




Figure 8. Crosstalk (Control Input, Switch Output)




Figure 9. Feedthrough Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion




8 Detailed Description

8.1 Overview

This device is an 8-channel analog multiplexer. A multiplexer is used when several signals must share the same device or resource. This device allows the selection of one of these signals at a time, for analysis or propagation.

8.2 Functional Block Diagram



8.3 Feature Description

This device contains one 8-channel multiplexer for use in a variety of applications, and can also be configured as demultiplexer by using the COM pin as an input and the Yx pins as outputs. This device is qualified for automotive applications and has an extended temperature range of -40°C to 125°C (maximum depends on package type).

8.4 Device Functional Modes

	INP	ON		
INH	С	В	А	CHANNEL
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	Н	Y7
Н	Х	Х	Х	None

Table 1. Function Table

SN74LV4051A-Q1

SCLS520E - AUGUST 2003 - REVISED JANUARY 2015

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A multiplexer is used in applications where multiple signals share a resource. In the example below, several different sensors are connected to the analog-to-digital converter (ADC) of a microcontroller unit (MCU).

9.2 Typical Application




Figure 11. Example of Multiplexer Use With Analog Sensors and the ADC of an MCU

9.2.1 Design Requirements

Designing with the SN74LV4051A-Q1 device requires a stable input voltage between 2 V (see *Recommended Operating Conditions* for details) and 5.5 V. Another important design consideration is the characteristics of the signal being multiplexed, to ensure no important information is lost due to timing or incompatibility with this device.

9.2.2 Detailed Design Procedure

Normally, processing eight different analog signals would require eight separate ADCs, but Figure 11 shows how to achieve this using only one ADC and four GPIOs (general-purpose input/outputs).



10 Power Supply Recommendations

Most systems have a common 3.3-V or 5-V rail that can supply the Vcc pin of this device. If this is not available, a switched-mode power supply (SMPS) or a low dropout regulator (LDO) can supply this device from a higher voltage rail.

11 Layout

11.1 Layout Guidelines

TI recommends keeping the signal lines as short and as straight as possible. Incorporation of microstrip or stripline techniques is also recommended when signal lines are more than 1 inch long. These traces must be designed with a characteristic impedance of either 50 Ω or 75 Ω , as required by the application. Do not place this device too close to high-voltage switching components, as they may cause interference.

11.2 Layout Example




Figure 12. Layout Schematic



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLV4051ATDWRG4Q1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051AQ	Samples
CLV4051ATPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051AQ	Samples
SN74LV4051AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4051AQ1	Samples
SN74LV4051ATDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051AQ	Samples
SN74LV4051ATDWRQ1	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051AQ	Samples
SN74LV4051ATPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4051AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



29-Jul-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4051A-Q1 :

- Catalog: SN74LV4051A
- Enhanced Product: SN74LV4051A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV4051ATPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051ATPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV4051ATPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4051AQPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4051ATPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated