
SCBS302C - SEPTEMBER 1993 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs


description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTZ244 . . . J PACKAGE SN74LVTZ244 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTZ244 . . . FK PACKAGE (TOP VIEW)



These devices are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVTZ244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTZ244 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS302C - SEPTEMBER 1993 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1) .	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTZ244	96 mA
SN74LVTZ244	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTZ244	48 mA
SN74LVTZ244	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Operating free-air temperature range, T _A : SN54LVTZ244	
SN74LVTZ244	–40°C to 85°C
Storage temperature range, T _{stq}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

			SN54LV	TZ244	SN74LV	TZ244	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	, s	2		V
V _{IL}	Low-level input voltage			0.8		8.0	V
VI	Input voltage			5.5		5.5	V
loн	High-level output current		4	-24		-32	mA
loL	Low-level output current		25	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20%	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTZ244, SN74LVTZ244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS302C - SEPTEMBER 1993 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	_	EST CONDITIONS	SN	54LVTZ2	244	SN	74LVTZ2	244					
PARAMETER	l T	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT					
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V				
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		VCC-0).2		VCC-C).2					
	$V_{CC} = 2.7 \text{ V},$	I _{OH} = – 8 mA		2.4			2.4			.,			
VOH		I _{OH} = - 24 mA		2						V			
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2						
	V 07V	$I_{OL} = 100 \mu A$				0.2			0.2				
	V _{CC} = 2.7 V	I _{OL} = 24 mA				0.5			0.5				
.,		I _{OL} = 16 mA				0.4			0.4	.,			
V_{OL}		I _{OL} = 32 mA				0.5			0.5	V			
	V _{CC} = 3 V	I _{OL} = 48 mA				0.55							
		I _{OL} = 64 mA						0.55					
	$V_{CC} = 0$ or MAX^{\ddagger} ,	V _I = 5.5 V			<u>a</u> 10			10					
	V _{CC} = 0 to 3.6 V	$V_I = V_{CC}$ or GND	Control inputs			±1			±1	μΑ			
lį		$V_I = V_{CC}$			2	1		1					
		V _I = 0 Data inputs			7	-5	-5						
I _{off}	$V_{CC} = 0 V$	V_{I} or $V_{O} = 0$ to 4.5	V		5				±100	μΑ			
I _{OZPU} §	$V_{CC} = 0 \text{ V to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = X	Ó	?				±50	μΑ			
I _{OZPD} §	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = X	2					±50	μΑ			
		V _I = 0.8 V		75			75						
I _{I(hold)}	VCC = 3 V	V _I = 2 V	A inputs	-75			-75			μΑ			
lozh	$V_{CC} = 3.6 \text{ V},$	V _O = 3 V				5			5	μΑ			
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V				-5			-5	μΑ			
			Outputs high		0.12	0.5		0.12	0.225				
Icc	$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$,	Outputs low		8.6	15		8.6	15	mA			
100	$V_I = V_{CC}$ or GND		Outputs disabled		0.12	0.5		0.12	0.225	Ш			
ΔI _{CC} ¶	V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} of	One input at V _{CC} – or GND	0.6 V,		_	0.3		_	0.2	mA			
Ci	V _I = 3 V or 0				4			4		pF			
Co	V _O = 3 V or 0				8			8		pF			

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This parameter is specified by characterization.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTZ244, SN74LVTZ244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS302C - SEPTEMBER 1993 - REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTZ244					SN74LVTZ244					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		VCC =	2.7 V		± 0.3 V	٧	VCC =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
^t PLH			1	4.7	N _A	5.2	1	2.5	4.1		5		
^t PHL	A	Ť	1	4.4	74	5.4	1	2.5	4.1		5.2	ns	
^t PZH	ŌĒ	V	1	5.4	1,1	6.5	1	2.7	5.2		6.3		
t _{PZL}	OE	Y	1.1	5.4		7.6	1.1	3.1	5.2		6.7	ns	
^t PHZ	ŌĒ		1.9	6.2		6.9	1.9	3.9	5.6		6.3	ns	
tPLZ	OE .	ſ	1.8	5.5		6	1.8	3.2	5.1	·	5.6	115	

[†] All typical values are at V_{CC} = 3.3 V, T_{A} = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVTZ244DBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74LVTZ244DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXZ244	Samples
SN74LVTZ244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTZ244	Samples
SN74LVTZ244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)			-40 to 85	LVTZ244	Samples
SN74LVTZ244PWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74LVTZ244PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXZ244	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width							
В0	Dimension designed to accommodate the component length							
K0	Dimension designed to accommodate the component thickness							
W	Overall width of the carrier tape							
P1	Pitch between successive cavity centers							


TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTZ244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTZ244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LVTZ244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

7 til dillionorio are memiliar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTZ244DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVTZ244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVTZ244PWR	TSSOP	PW	20	2000	367.0	367.0	38.0



SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity