



**TPS3514** 

SLVS422C-JUNE 2002-REVISED DECEMBER 2006

# PC POWER-SUPPLY SUPERVISORS

## FEATURES

- Over-Voltage Protection and Lockout: 12V, 5V, and 3.3V Supplies
- Over-Current Protection and Lockout: 12V, 5V, and 3.3V Supplies
- Under-Voltage Protection and Lockout: 12V Supplies
- Under-Voltage Detect: 5V and 3.3V Supplies
- Fault-Protection Output with Open-Drain
   Output Stage
- Open-Drain, Power-Good Output Signal: Monitors Power-Good Signal Input 3.3V and 5V Supplies
- 300ms Power-Good Delay
- 75ms Delay: 5V, 3.3V Power-Supply Short-Circuit Turn-On Protection
- 2.3ms PSON Control To FPO Turn-Off Delay
- 38ms **PSON** Control Debounce
- Wide Supply Voltage Range: 4.5V to 15V

## DESCRIPTION


The TPS3514 is a PC switching power-supply system monitor with minimum external components. It provides under-voltage lockout (UVLO), over-voltage (OV), under-voltage (UV), over-current (OC) protection circuits, power-good indicator, and on/off control.

UVLO thresholds are 4.45V (on) and 3.65V (off). Over-current protection (OCP) and over-voltage protection (OVP) monitor 3.3V, 5V, and 12V supplies. When an OC or OV condition is detected, the power-good output (PGO) is asserted low and the fault protection output (FPO) is latched high. PSON from low-to-high resets the latch. The OCP function will be enabled 75ms after PSON goes LOW with PGI HIGH and a debounce of typically 38ms. A built-in 2.3ms delay with 38ms debounce from PSON to FPO output is enabled at turn-off.

An external resistor is connected between the RI pin and the GND pin. This will program a precise  $I_{(REF)}$ for OCP function. The programmable  $I_{(REF)}$  range is from 12.5µA to 62.5µA. Three OCP comparators and the  $I_{(REF)}$  section are supplied by VS12. The current draw from the VS12 pin is less than 1mA.

The power-good feature monitors PGI, the 3.3V and 5V supplies, and issues a power-good signal when the output is ready.

The TPS3514 is characterized for operation from  $-40^{\circ}$ C to  $+85^{\circ}$ C. The TPS3514 is available in DIP-14 and SO-14 packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

# **TPS3514**



#### SLVS422C-JUNE 2002-REVISED DECEMBER 2006



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **PACKAGE/ORDERING INFORMATION**

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
	SO-14	D			TPS3514D	Rails, 50
TPS3514	30-14	D	40°C to +85°C	TPS3514	TPS3514DR	Tape and Reel, 2500
	DIP-14	Ν			TPS3514N	Rails, 25

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	UNIT
Supply Voltage, VDD	16V
Voltage on PSON, IS5, IS33, PGI	8V
Voltage on VS33, VS5	16V
Voltage on FPO	16V
Voltage on PGO	8V
All Other Pins	-0.3V to 16V
Continuous Total Power Dissipation	See Dissipation Ratings Table
Operating Free-Air Temperature Range, T <sub>A</sub>	-40°C to +85°C
Storage Temperature Range, T <sub>stg</sub>	–65°C to +150°C
Soldering Temperature	260°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

## **RECOMMENDED OPERATING CONDITIONS**

At specified temperature range.

PARAMETER		MIN	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	4.5	15	V
Inputs	VI			
PSON, VS5, VS33, IS5, IS33			7	V
VS12, IS12			15	V
PGI			VDD + 0.3V (max = 7V)	V
Outputs	Vo			
FPO			15	V
PGO			7	V
Sink Current	I <sub>O(SINK)</sub>			
FPO			20	mA
PGO			10	mA
Supply Voltage Rising Time	t <sub>R</sub> <sup>(1)</sup>	1		ms
OCP Reference Source	I <sub>(REF)</sub>	12.5	62.5	μA
Operating Free-Air Temperature Range	T <sub>A</sub>	-40	+85	°C

(1)  $V_{DD}$  rising and falling slew rate must be less than 14V/ms.

## **DISSIPATION RATINGS TABLE**

PACKAGE	T <sub>A</sub> ≤ +25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = +25°C	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
D	956mW	7.65mW/°C	612mW	497mW
Ν	1512mW	12.1mW/°C	968mW	786mW

## **OVER-CURRENT PROTECTION**

	MAX OUTPUT CURRENT	OVER-CURRENT PROTECTION TRIP POINT <sup>(1)</sup>
12V	6A	9.2A
5V	16A	24.6A
3.3V	9A	13.5A


(1) Over-current protection trip point can be programmable.

## **ELECTRICAL CHARACTERISTICS**

Limits apply over operating free-air temperature range,  $T_A = -40^{\circ}C$  to +85°C, unless otherwise noted.

				l		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
OVER-VOLTAGE AND OVER-CURF	RENT PROTEC	CTION				
Over-Voltage Threshold						
VS33			3.7	3.9	4.1	V
VS5			5.7	6.1	6.5	V
VS12			13.2	13.8	14.4	V
Ratio of Current Sense Sink Current to Current Sense Setting Pin (RI) Source Current, I <sub>(REF)</sub>	с	Resistor at RI = 30kΩ, 0.1% Resistor	7.6	8	8.4	
Leakage Current (FPO)	I <sub>lkg</sub>	V <sub>(FPO)</sub> = 5V			5	μA
Low-Level Output Voltage (FPO)	V <sub>OL</sub>	$I_{(SINK)} = 20$ mA, $V_{DD} = 5$ V			0.7	V
Noise Deglitch Time (OVP)		$V_{DD} = 5V$	35	73	110	μs
Current Source Reference Voltage	V <sub>(RI)</sub>	$V_{DD} = 5V$	1.1	1.15	1.2	V
UNDER-VOLTAGE LOCKOUT						
Start Threshold Voltage					4.45	V
Minimum Operating Voltage After Sta	art-Up		3.65			V
PGI AND PGO						
Input Threshold	V <sub>IT(PGI)</sub>		0.9 x typ	1.15	1.01 x typ	V
Under-Voltage Threshold						
VS33			2	2.2	2.4	V
VS5			3.3	3.5	3.7	V
VS12			8.5	9	9.5	V
Input Offset Voltage for OCP Compared	rators				5	mV
Leakage Current (PGO)	l <sub>lkg</sub>	PGO = 5V			5	μA
Low-Level Output Voltage (PGO)	V <sub>OL</sub>	$I_{(SINK)} = 10mA, V_{DD} = 4.5V$			0.4	V
Short-Circuit Protection Delay	3.3V, 5V		49	75	114	ms
Delay Time	t <sub>(d)(1)</sub>					
PGI to PGO		$V_{DD} = 5V$	200	300	450	ms
PGI to FPO		$V_{DD} = 5V$	3.2	4.8	7.2	ms
Noise Deglitch Time						
PGI to PGO		$V_{DD} = 5V$	88	150	225	μs
12V UVP to FPO		$V_{DD} = 5V$	88	150	225	μs
PSON CONTROL						
Input Pull-Up Current	I <sub>I</sub>	PSON = 0V		-120		μA
High-Level Input Voltage	V <sub>IH</sub>		2.4			V
Low-Level Input Voltage	V <sub>IL</sub>				1.2	V
Debounce Time (PSON)	t <sub>(b)</sub>	$V_{DD} = 5V$	24	38	50	ms
Delay Time (PSON to FPO)	t <sub>(d)(2)</sub>	$V_{DD} = 5V$	t <sub>b</sub> + 1.1	t <sub>b</sub> + 2.3	t <sub>b</sub> + 4	ms
TOTAL DEVICE						
Supply Current	I <sub>DD</sub>	PSON = 5V			1	mA

## **PIN CONFIGURATION**



### **PIN ASSIGNMENTS**

PIN	NAME	FUNCTION
3	FPO	Inverted Fault Ptotection output. Open-drain output stage.
2	GND	Ground
5	IS12	12V Over-Current Protection Input
8	IS5	5V Over-Current Protection Input
9	IS33	3.3V Over-Current Protection Input
7	NC	No Internal Connection
1	PGI	Power-Good Input
14	PGO	Power-Good Output. Open-drain output stage.
4	PSON	On/Off Control Input
6	RI	OCP Reference Source
13	V <sub>DD</sub>	Supply Voltage
10	VS12	12V Over-Voltage/Under-Voltage Protection Input
11	V\$33	3.3V Over-Voltage/Under-Voltage Protection Input
12	VS5	5V Over-Voltage/Under-Voltage Protection Input

## FUNCTION TABLE<sup>(1)</sup>

PGI	PSON	UV CONDITION 3.3V/5V	OV CONDITIONS	UV CONDITION 12V OC CONDITIONS	FPO (2)	PGO <sup>(3)</sup>
< 0.9V	L	No	No	No	L	L
< 0.9V	L	No	No	Yes	L	L
< 0.9V	L	No	Yes	No	н	L
< 0.9V	L	No	Yes	Yes	н	L
< 0.9V	L	Yes	No	No	L	L
< 0.9V	L	Yes	No	Yes	L	L
< 0.9V	L	Yes	Yes	No	н	L
< 0.9V	L	Yes	Yes	Yes	н	L
> 1.2V	L	No	No	No	L	н
> 1.2V	L	No	No	Yes	н	L
> 1.2V	L	No	Yes	No	н	L
> 1.2V	L	No	Yes	Yes	н	L
> 1.2V	L	Yes	No	No	н	L
> 1.2V	L	Yes	No	Yes	н	L
> 1.2V	L	Yes	Yes	No	н	L
> 1.2V	L	Yes	Yes	Yes	н	L
x	н	x	x	x	н	L

(1) x = Don't Care.

(2) For FPO, L = Fault is not latched. H = Fault is latched.
(3) For PGO, L = Fault. H = No Fault.



## TIMING DIAGRAMS




Figure 1. AC Turn-On and Over-Voltage Protect





Figure 2. Over-Current and Under-Voltage Detect/Protect


**TPS3514** 

## **SCHEMATIC**





# TYPICAL CHARACTERISTICS

 $T_{A} = +25^{\circ}C$ , unless otherwise noted.



## **TYPICAL CHARACTERISTICS (continued)**





## DETAILED DESCRIPTION

#### **Power-Good and Power-Good Delay**

A PC power supply is commonly designed to provide a power-good signal, which is defined by the computer manufacturers. Power-Good Output (PGO) is a power-good indicator and should be asserted high by the PC power supply to indicate that the 5VDC and 3.3VDC outputs are above the under-voltage threshold limit. At this time, the supply should be able to provide enough power to assure continuous operation within the specification.

Conversely, when either the 5VDC or the 3.3VDC output voltages fall below the under-voltage threshold, or when main power has been removed for a sufficiently long time so that power-supply operation is no longer assured, PGO should be deasserted to a low state. The power-good, DC enable (PSON), and the 5V/3.3V supply rails are shown in Figure 3.

Although there is no requirement to meet specific timing parameters, the following signal timings are recommended:

2ms  $\leq t_2 \leq$  20ms, 100ms <  $t_3$  < 2000ms,  $t_4$  > 1ms,  $t_5 \leq$  10ms

Furthermore, motherboards should be designed to comply with the above recommended timing. If timings other than these are implemented or required, this information should be clearly specified.

The TPS3514 family of power-supply supervisors provides a PGO for the 3.3V and 5V supply voltage rails and a separate Power-Good Input (PGI). An internal timer is used to generate a 300ms power-good delay.




Figure 3. Timing of **PSON** and **PGO** 



If the voltage signals at PGI, VS33, and VS5 rise above the under-voltage threshold, the open-drain PGO will go high after a delay of 300ms. When the PGI voltage or any of the 3.3V/5V rail drops below the under-voltage threshold, PGO will be disabled immediately.

# Power-Supply Remote On/Off (PSON) And Fault Protect Output (FPO)

Since the latest personal computer generation focuses on easy turn-on and power-saving functions, the PC power supply will require two characteristics. One is a DC power-supply remote on/off function; the other is standby voltage to achieve very low power consumption of the PC system. Thus, requiring the main power supply to be shut down.

The power-supply remote on/off ( $\overline{PSON}$ ) is an active-low signal that turns on all of the main power rails including the 3.3V, 5V, -5V, and -12V power rails. When this signal is held high by the PC motherboard or left open-circuited, the signal of the Fault Protect Output ( $\overline{FPO}$ ) also goes high. In this condition, the main power rails should not deliver current and should be held at 0V.

When the FPO signal is held high due to an occurring fault condition, the fault status will be latched and the outputs of the main power rails should not deliver current and should be held at 0V. Toggling PSON from low to high will reset the fault protection latch. During this fault condition, only the standby power is not affected.

When PSON goes from high to low or low to high, the 38ms debounce block will prevent a glitch on the input from disabling/enabling the FPO output. During the HIGH to LOW transition, the under-voltage function is disabled to prevent turn-on failure.

Power should be delivered to the rails only if the PSON signal is held at ground potential, thus, FPO is active low. The FPO pin can be connected to 5VDC (or up to 15VDC) through a pull-up resistor.

## **Under-Voltage Protection (UVP)**

The TPS3514 provides Under-Voltage Protection (UVP) for the 12V rail and Under-Voltage Detect (UVD) for the 3.3V and 5V rails. When an under-voltage condition appears at the VS12 input pin for more than 150 $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low to high or V<sub>DD</sub> is removed.

## **Over-Current Protection (OCP)**

In bridge, or forward type, off-line switching power supplies, usually designed for medium to large power, the overload protection design needs to be very precise. Most of these types of power supplies sense the output current for an overload condition. The trigger-point needs to be set higher than the maximum load in order to prevent false turn-on.

The TPS3514 provides Over-Current Protection (OCP) for the 3.3V, 5V, and 12V rails. When an over-current condition appears at the OCP comparator input pins for more than 73 $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low to high or V<sub>DD</sub> is removed.

The resistor connected between the RI pin and the GND pin will create a precise  $I_{(REF)}$  for the OCP function. The formula for choosing the RI resistor is  $V_{(RI)}/I_{(REF)}$ . The  $I_{(REF)}$  range is from 12.5µA to 62.5µA. Three OCP comparators and the  $I_{(REF)}$  section are supplied through the V12 pin. Current drawn from the VS12 pin is less than 1mA.

Following is an example on calculating OCP for the 12V rail:

 $\begin{aligned} \mathsf{RI} &= \mathsf{V}_{(\mathsf{RI})}/\mathsf{I}_{(\mathsf{REF})} = 1.15\mathsf{V}/20\mu\mathsf{A} = 56\mathsf{k}\Omega\\ \mathsf{I}_{(\mathsf{REF})} &\bullet \mathsf{C} &\bullet \mathsf{R}_{(\mathsf{IS12})} = \mathsf{R}_{(\mathsf{SENSE})} \cdot \mathsf{I}_{(\mathsf{OCP\_TRIP})}\\ \mathsf{I}_{(\mathsf{OCP\_TRIP})} &= 20\mu\mathsf{A} &\bullet 8 &\bullet 560\Omega/0.01\Omega = 9.2\mathsf{A}\\ \mathsf{C} &= \mathsf{Current} \ \mathsf{Ratio} \ (\mathsf{typically} = 8) \end{aligned}$ 

## **Over-Voltage Protection (OVP)**

The Over-Voltage Protection (OVP) of the TPS3514 monitors 3.3V, 5V, and 12V. When an over-voltage condition appears at one of the 3.3V, 5V, or 12V input pins for more than 73 $\mu$ s, the FPO output goes high and PGO goes low. Also, this fault condition will be latched until PSON is toggled from low-to-high or V<sub>DD</sub> is removed.

During fault conditions, most power supplies have the potential to deliver higher output voltages than those normally specified or required. In unprotected equipment, it is possible for output voltages to be high enough to cause internal or external damage of the system. To protect the system under these abnormal conditions, it is common practice to provide over-voltage protection within the power supply.



10-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS3514D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS3514D	Samples
TPS3514DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS3514D	Samples
TPS3514N	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TPS3514N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com


10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions a	are nominal
-------------------	-------------

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3514DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

19-Mar-2008



\*All dimensions are nominal

Device	Package Type	ckage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3514DR	SOIC	D	14	2500	333.2	345.9	28.6

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated