



Sample &

Buv





EXAS Instruments

LMZ10505EXT


SNVS669H-JUNE 2010-REVISED SEPTEMBER 2015

LMZ10505EXT 5-A SIMPLE SWITCHER[®] Power Module With 5.5-V Maximum Input Voltage for Demanding and Rugged Applications

Features 1

- Integrated Shielded Inductor
- Flexible Start-up Sequencing Using External Soft-Start, Tracking, and Precision Enable
- Protection Against In-Rush Currents and Faults Such as Input UVLO and Output Short-Circuit
- Single Exposed Pad and Standard Pinout for Easy • Mounting and Manufacturing
- Pin-to-Pin Compatible With •
 - LMZ10503EXT (3-A/15-W Maximum)
 - LMZ10504EXT (4-A/20-W Maximum)
- Fast Transient Response for Powering FPGAs and ASICs
- **Electrical Specifications**
 - 25-W Maximum Total Output Power
 - Up to 5-A Output Current
 - Input Voltage Range 2.95 V to 5.5 V
 - Output Voltage Range 0.8 V to 5 V
 - ±1.63% Feedback Voltage Accuracy Over Temperature
- Performance Benefits
 - Operates at High Ambient Temperatures
 - Low Radiated Emissions (EMI) Tested to EN55022 Class B Standard
 - Passes 10-V/m Radiated Immunity EMI Tested to Standard EN61000 4-3
 - Passes Vibration Standard
 - MIL-STD-883 Method 2007.2 Condition A
 - JESD22-B103B Condition 1
 - Passes Drop Standard
 - MIL-STD-883 Method 2002.3 Condition B
 - JESD22-B110 Condition B
- NOTE: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See Figure 28 and layout for information on device under test.

Typical Application Circuit



2 Applications

- Point-of-Load Conversions from 3.3-V and 5-V • Rails
- **Space-Constrained Applications**
- Noise-Sensitive Applications (Such as Transceiver, Medical)

3 Description

The LMZ10505EXT SIMPLE SWITCHER[®] power module is a complete, easy-to-use, DC-DC solution capable of driving up to a 5-A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10505EXT is available in an innovative package that enhances thermal performance and allows for hand or machine soldering.

The LMZ10505EXT can accept an input voltage rail between 2.95 V and 5.5 V, and can deliver an adjustable and highly accurate output voltage as low as 0.8 V. 1-MHz fixed-frequency PWM switching provides a predictable EMI characteristic. Two external compensation components can be adjusted to set the fastest response time, while allowing the option to use ceramic or electrolytic output capacitors. Externally programmable soft-start capacitor facilitates controlled start-up. The LMZ10505EXT is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for overcurrent or short-circuit fault, thermal shutdown, input undervoltage lockout, and prebiased start-up. The LMZ10505EXT is also fully-enabled for WEBENCH[®] and Power Designer tools.


Device Information⁽¹⁾⁽²⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-------------|--------------------|
| LMZ10505EXT | TO-PMOD (7) | 9.85 mm × 10.16 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Peak reflow temperature equals 245°C. See SNAA214 for (2)more details.

Efficiency V_{OUT} = 3.3 V





-

Table of Contents

| 1 | rea | tures 1 |
|---|------|------------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Rev | ision History 2 |
| 5 | Pin | Configuration and Functions |
| 6 | Spe | cifications 4 |
| | 6.1 | Absolute Maximum Ratings 4 |
| | 6.2 | ESD Ratings 4 |
| | 6.3 | Recommended Operating Conditions 4 |
| | 6.4 | Thermal Information 4 |
| | 6.5 | Electrical Characteristics5 |
| | 6.6 | Typical Characteristics 7 |
| 7 | Deta | ailed Description 10 |
| | 7.1 | Overview 10 |
| | 7.2 | Functional Block Diagram 10 |
| | 7.3 | Feature Description 10 |
| | 7.4 | Device Functional Modes 13 |
| 8 | Арр | lication and Implementation 14 |
| | | |

9 10.1 Layout Guidelines 23 10.2 Layout Examples..... 24 10.3 Estimate Power Dissipation and Thermal Considerations 27 10.4 Power Module SMT Guidelines 28 Device and Documentation Support 29 11 11.1 Device Support...... 29 11.2 Documentation Support 29 11.5 Electrostatic Discharge Caution 29 11.6

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (October 2013) to Revision H


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. 1

| CI | hanges from Revision F (April 2013) to Revision G | Page |
|----|---|------|
| • | Deleted 10 mils | |
| • | Changed 10 mils | |
| • | Changed 10 mils | |
| • | Added Power Module SMT Guidelines | |

Page



5 Pin Configuration and Functions



Pin Functions

| PIN | | TYPE | DESCRIPTION | | |
|-------------|------------|--------|--|--|--|
| NAME | E NO. TYPE | | DESCRIPTION | | |
| EN | 2 | Analog | Active-high enable input for the device. | | |
| Exposed Pad | | Ground | Exposed pad thermal connection. Connect this pad to the PC board ground plane in order to reduce thermal resistance value. It also provides an electrical connection to the input and output capacitors ground terminals. | | |
| FB | 5 | Analog | Feedback pin. This is the inverting input of the error amplifier used for sensing the output voltage. | | |
| GND | 4 | Ground | Power ground and signal ground. Connect the bottom feedback resistor between this pin and the feedback pin. | | |
| SS | 3 | Analog | Soft-start control pin. An internal 2-uA current source charges and external capacitor connected between this pin and GND (pin 4) to set the output voltage ramp rate during startup. This pin can also be used to configure the tracking feature. | | |
| VIN | 1 | Power | A low-ESR input capacitance should be located as close as possible to VIN pin and GND pin. | | |
| VOUT | 6, 7 | Power | This is the output of the internal inductor. Connect an external resistor voltage divider from VOUT to FB to ground. | | |

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

| | MIN | MAX | UNIT |
|---------------------------------------|------------|---------|------|
| VIN, VOUT, EN, FB, SS to GND | -0.3 | 6 | V |
| Power Dissipation | Internally | Limited | |
| Junction Temperature | | 150 | °C |
| Peak Reflow Case Temperature (30 sec) | | 245 | °C |
| Storage Temperature, T _{stg} | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For soldering specifications, refer to the following document: SNOA549

6.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|-------------------------|--|-------|------|--|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾ | ±2000 | V | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin. Test method is per JESD22-Al14S.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|--|------|-----|------|
| VIN to GND | 2.95 | 5.5 | V |
| Junction Temperature (T _J) | -55 | 125 | °C |

6.4 Thermal Information

| | | LMZ10505EXT | |
|-----------------------|---|---------------|------|
| | THERMAL METRIC ⁽¹⁾ | NDW (TO-PMOD) | UNIT |
| | | 7 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance ⁽²⁾ | 20 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance (no air flow) | 1.9 | °C/W |

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) R_{0JA} measured on a 2.25-in x 2.25-in (5.8 cm x 5.8 cm) 4-layer board, with 1-oz. copper, thirty six thermal vias, no air flow, and 1-W power dissipation. Refer to Evaluation Board Application Note: AN-2074 SNVA450.

6.5 Electrical Characteristics

Specifications are for $T_J = 25^{\circ}$ C unless otherwise noted. Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| | PARAMETER | TEST | CONDITIONS | MIN ⁽¹⁾ | TYP ⁽²⁾ | MAX ⁽¹⁾ | UNIT |
|---------------------|---|--|---|--------------------|--------------------|--------------------|------|
| SYSTE | M PARAMETERS | | | | | | |
| | Total Facility of Maltana | | | | 0.8 | | |
| V _{FB} | Total Feedback Voltage Variation Including Line and Load Regulation | V _{IN} = 2.95 V to 5.5 V V _{OUT} = 2.5 V I _{OUT} = 0 A to 5 A | over the operating junction temperature range T_J of $-55^{\circ}C$ to $125^{\circ}C$ | 0.78 | | 0.82 | V |
| | | V _{IN} = 3.3 V, V _{OUT} = 2.5 | | | 0.8 | | |
| V _{FB} | Feedback Voltage Variation | $V_{\text{IN}} = 0.8$ V, $V_{\text{OUT}} = 2.3$ V | over the operating junction temperature range T_J of $-55^{\circ}C$ to $125^{\circ}C$ | 0.787 | | 0.812 | V |
| | | | | | 0.798 | | |
| V _{FB} | Feedback Voltage Variation | V _{IN} = 3.3 V, V _{OUT} = 2.5 V I _{OUT} = 5 A | over the operating junction temperature range T _J of -55°C to 125°C | 0.785 | | 0.81 | V |
| | | | | | 2.6 | | |
| V _{IN(UVL} | Input UVLO Threshold | Rising | over the operating junction temperature range T_J of $-55^{\circ}C$ to $125^{\circ}C$ | | | 2.95 | |
| 0) | (Measured at VIN pin) | | | | 2.4 | | V |
| | | Falling | over the operating junction temperature range T _J of -55°C to 125°C | 1.95 | | | |
| I _{SS} | Soft-Start Current | Charging Current | | | 2 | | μA |
| | | | | | 1.55 | | |
| l _Q | Non-Switching Input Current | V _{FB} = 1 V | over the operating junction temperature range T _J of -55°C to 125°C | | | 3 | mA |
| | | | | | 267 | | |
| I _{SD} | Shutdown Quiescent Current | $V_{IN} = 5.5 V, V_{EN} = 0 V$ | over the operating junction temperature range T _J of –55°C to 125°C | | | 500 | μA |
| | | | | | 7.3 | | |
| I _{OCL} | Output Current Limit (Average Current) | V _{OUT} = 2.5 V | over the operating junction temperature range T _J of –55°C to 125°C | 5.1 | | 8.7 | A |
| f _{FB} | Frequency Fold-back | In current limit | | | 250 | | kHz |
| PWM S | ECTION | | | • | | | |
| | | | | | 1000 | | |
| f _{SW} | Switching Frequency | over the operating junction -55°C to 125°C | on temperature range T_J of | 700 | | 1160 | kHz |
| D _{range} | PWM Duty Cycle Range | over the operating junction -55°C to 125°C | on temperature range T_J of | 0% | | 100% | |
| ENABL | E CONTROL | 1 | | Γ | | | |
| | | | | | 1.23 | | |
| V _{EN-IH} | EN Pin Rising Threshold | over the operating junction -55°C to 125°C | on temperature range T_J of | | | 1.8 | V |
| ., | | | | | 1.06 | | |
| V _{EN-IF} | EN Pin Falling Threshold | over the operating junction -55°C to 125°C | on temperature range T_J of | 0.8 | | | V |

(1) Minimum and maximum limits are 100% production tested at an ambient temperature (T_A) of 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric normal.

Copyright © 2010–2015, Texas Instruments Incorporated

SNVS669H-JUNE 2010-REVISED SEPTEMBER 2015

www.ti.com

Electrical Characteristics (continued)


Specifications are for $T_J = 25^{\circ}$ C unless otherwise noted. Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. $V_{IN} = V_{EN} = 3.3$ V, unless otherwise indicated in the conditions column.

| | PARAMETER | TEST CONDITIONS | MIN ⁽¹⁾ TYP ⁽²⁾ I | MAX ⁽¹⁾ UI | NIT |
|---------------------------------------|--|--|---|-----------------------|--------------------------|
| THERM | AL CONTROL | | | I | |
| T _{SD} | T_J for Thermal Shutdown | | 145 | ٥ | °C |
| T _{SD-HYS} | Hysteresis for Thermal Shutdown | | 10 | ٥ | °C |
| PERFOR | RMANCE PARAMETERS | | | | |
| ΔV _{OUT} | Output Voltage Ripple | Refer to Table 1 $V_{OUT} = 2.5 V$ Bandwidth Limit = 2 MHz | 10 | | IV _{pk} . pk |
| | | Refer to Table 5 Bandwidth Limit = 20 MHz | 5 | | |
| ΔV _{FB} / V _{FB} | Feedback Voltage Line Regulation | $\Delta V_{\rm IN} = 2.95 \text{ V to } 5.5 \text{ V}$ $I_{\rm OUT} = 0 \text{ A}$ | 0.04% | | |
| VFB | Regulation | $I_{OUT} = 0A$ to 5A | 0.25% | | |
| ΔV _{OUT} / | Output Voltage Line | $ \Delta V_{\text{IN}} = 2.95 \text{ V to } 5.5 \text{ V} $ | 0.04% | | |
| V _{OUT} | Regulation | $I_{OUT} = 0 \text{ A, to 5 A}$ $V_{OUT} = 2.5 \text{ V}$ | 0.25% | | |
| EFFICIE | NCY | | | | |
| η | Peak Efficiency (1A) V _{IN} = 5 V | V _{OUT} = 3.3 V | 96.1% | | |
| | | V _{OUT} = 2.5 V | 94.8% | | |
| | | V _{OUT} = 1.8 V | 93.1% | | |
| | | V _{OUT} = 1.5 V | 92% | | |
| | | V _{OUT} = 1.2 V | 90.4% | | |
| | | V _{OUT} = 0.8 V | 86.8% | | |
| η | | V _{OUT} = 2.5 V | 95.7% | | |
| | | V _{OUT} = 1.8 V | 94.1% | | |
| | Peak Efficiency (1A) V _{IN} = 3.3 V | V _{OUT} = 1.5 V | 93% | | |
| | 0.0 V | V _{OUT} = 1.2 V | 91.6% | | |
| | | V _{OUT} = 0.8 V | 88.3% | | |
| η | | V _{OUT} = 3.3 V | 93.1% | | |
| | | V _{OUT} = 2.5 V | 91.2% | | |
| | Full Load Efficiency (5A) | V _{OUT} = 1.8 V | 88.5% | | |
| | V _{IN} = 5 V | V _{OUT} = 1.5 V | 86.7% | | |
| | | V _{OUT} = 1.2 V | 84.1% | | |
| | | V _{OUT} = 0.8 V | 78.2% | | |
| η | | V _{OUT} = 2.5 V | 89.8% | | - |
| | | V _{OUT} = 1.8 V | 86.9% | | |
| | Full Load Efficiency (5A) V _{IN} = 3.3 V | V _{OUT} = 1.5 V | 85.1% | | |
| | v _{IN} – 5.5 v | V _{OUT} = 1.2 V | 82.5% | | |
| | | V _{OUT} = 0.8 V | 76.2% | | |



6.6 Typical Characteristics

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5 \text{ V}$, C_{IN} is 47-µF 10-V X5R ceramic capacitor; $T_A = 25^{\circ}$ C for efficiency curves and waveforms.



Copyright © 2010–2015, Texas Instruments Incorporated


SNVS669H-JUNE 2010-REVISED SEPTEMBER 2015

ISTRUMENTS

EXAS

Typical Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5 \text{ V}$, C_{IN} is 47-µF 10-V X5R ceramic capacitor; $T_A = 25^{\circ}$ C for efficiency curves and waveforms.




8



Typical Characteristics (continued)

Unless otherwise specified, the following conditions apply: $V_{IN} = V_{EN} = 5 \text{ V}$, C_{IN} is 47-µF 10-V X5R ceramic capacitor; $T_A = 25^{\circ}$ C for efficiency curves and waveforms.






7 Detailed Description

7.1 Overview

The LMZ10505EXT SIMPLE SWITCHER power module is a complete, easy-to-use DC-DC solution capable of driving up to a 5-A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. The LMZ10505EXT is available in an innovative package that enhances thermal performance and allows for hand or machine soldering. The LMZ10505EXT is a reliable and robust solution with the following features: lossless cycle-by-cycle peak current limit to protect for overcurrent or short-circuit fault, thermal shutdown, input undervoltage lockout, and prebiased start-up.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable

The LMZ10505EXT features an enable (EN) pin and associated comparator to allow the user to easily sequence the LMZ10505EXT from an external voltage rail, or to manually set the input UVLO threshold. The turnon or rising threshold and hysteresis for this comparator are typically 1.23 V and 0.15 V, respectively. The precise reference for the enable comparator allows the user to ensure that the LMZ10505EXT will be disabled when the system demands it to be.

The EN pin should not be left floating. For always-on operation, connect EN to VIN.

7.3.2 Enable and UVLO

Using a resistor divider from VIN to EN as shown in the schematic diagram below, the input voltage at which the part begins switching can be increased above the normal input UVLO level according to:

$$V_{IN(ULVO)} = 1.23V \times \frac{R_{trkb} \times R_{trkt}}{R_{trkt}}$$
(1)

For example, suppose that the required input UVLO level is 3.69 V. Choosing $R_{enb} = 10 \text{ k}\Omega$, then we calculate $R_{ent} = 20 \text{ k}\Omega$.



Feature Description (continued)




Figure 16. Setting Enable and UVLO

Alternatively, the EN pin can be driven from another voltage source to cater to system sequencing requirements commonly found in FPGA and other multi-rail applications. The following schematic shows an LMZ10505EXT that is sequenced to start based on the voltage level of a master system rail (V_{OUT1}).




Figure 17. Setting Enable and UVLO Using External Power Supply

7.3.3 Soft-Start

The LMZ10505EXT begins to operate when both the VIN and EN, voltages exceed the rising UVLO and enable thresholds, respectively. A controlled soft-start eliminates inrush currents during start-up and allows the user more control and flexibility when sequencing the LMZ10505EXT with other power supplies.

In the event of either VIN or EN decreasing below the falling UVLO or enable threshold respectively, the voltage on the soft-start pin is collapsed by discharging the soft-start capacitor by a 14- μ A (typical) current sink to ground.

7.3.4 Soft-Start Capacitor

 $C_{SS} = 2.5 \ nF / ms$

Determine the soft-start capacitance with the following relationship:

$$C_{SS} = \frac{t_{SS} \times I_{SS}}{V_{REF}}$$

where

- V_{FB} is the internal reference voltage (nominally 0.8 V),
- I_{ss} is the soft-start charging current (nominally 2 μA)
- and C_{SS} is the external soft-start capacitance.

Thus, the required soft-start capacitor per unit output voltage startup time is given by

(3)

(2)

For example, a 4-ms soft-start time will yield a 10-nF capacitance. The minimum soft-start capacitance is 680 pF.



Feature Description (continued)

7.3.5 Tracking

The LMZ10505EXT can track the output of a master power supply during soft-start by connecting a resistor divider to the SS pin. In this way, the output voltage slew rate of the LMZ10505EXT will be controlled by a master supply for loads that require precise sequencing. When the tracking function is used, a small value soft-start capacitor should be connected to the SS pin to alleviate output voltage overshoot when recovering from a current limit fault.




Figure 18. Tracking Using External Power Supply

7.3.6 Tracking – Equal Soft-Start Time

One way to use the tracking feature is to design the tracking resistor divider so that the master supply output voltage, V_{OUT1} , and the LMZ10505EXT output voltage, V_{OUT2} , both rise together and reach their target values at the same time. This is termed ratiometric start-up. For this case, the equation governing the values of tracking divider resistors R_{trkb} and R_{trkt} is given by:

$$R_{trkb} = \frac{R_{trkt}}{V_{OUT1} - 1.0V}$$
(4)

Equation 4 includes an offset voltage, of 200 mV, to ensure that the final value of the SS pin voltage exceeds the reference voltage of the LMZ10505EXT. This offset will cause the LMZ10505EXT output voltage to reach regulation slightly before the master supply. For a value of 33 k Ω , 1% is recommended for R_{trkt} as a compromise between high-precision and low-quiescent current through the divider while minimizing the effect of the 2- μ A soft-start current source.

For example, if the master supply voltage V_{OUT1} is 3.3 V and the LMZ10505EXT output voltage was 1.8 V, then the value of R_{trkb} needed to give the two supplies identical soft-start times would be 14.3 k Ω . Figure 19 shows an example of tracking using equal soft-start time.




Figure 19. Timing Diagram for Tracking Using Equal Soft-Start Time



Feature Description (continued)

7.3.7 Tracking - Equal Slew Rates

Alternatively, the tracking feature can be used to have similar output voltage ramp rates. This is referred to as simultaneous start-up. In this case, the tracking resistors can be determined based on Equation 5:


$$R_{trkb} = \frac{0.8V}{V_{OUT2} - 0.8V} \times R_{trkt}$$
(5)

and to ensure proper overdrive of the SS pin:

$$V_{OUT2} < 0.8 \times V_{OUT1}$$

(6)

For the example case of $V_{OUT1} = 5$ V and $V_{OUT2} = 2.5$ V, with R_{trkt} set to 33 k Ω as before, R_{trkb} is calculated from Equation 6 to be 15.5 k Ω . Figure 20 shows an example of tracking using equal slew rates.





7.3.8 Current Limit

When a current greater than the output current limit (I_{OCL}) is sensed, the ON-time is immediately terminated and the low-side MOSFET is activated. The low-side MOSFET stays on for the entire next four switching cycles. During these skipped pulses, the voltage on the soft-start pin is reduced by discharging the soft-start capacitor by a current sink on the soft-start pin of nominally 14 μ A. Subsequent overcurrent events will drain more and more charge from the soft-start capacitor, effectively decreasing the reference voltage as the output droops due to the pulse skipping. Reactivation of the soft-start circuitry ensures that when the overcurrent situation is removed, the part will resume normal operation smoothly.

7.3.9 Overtemperature Protection

When the LMZ10505EXT senses a junction temperature greater than 145°C (typical), both switching MOSFETs are turned off and the part enters a standby state. Upon sensing a junction temperature below 135°C (typical), the part will re-initiate the soft-start sequence and begin switching once again.

7.4 Device Functional Modes

7.4.1 Prebias Start-up Capability

At start-up, the LMZ10505EXT is in a prebiased state when the output voltage is greater than zero. This often occurs in many multi-rail applications such as when powering an ASIC, FPGA, or DSP. The output can be prebiased in these applications through parasitic conduction paths from one supply rail to another. Even though the LMZ10505EXT is a synchronous converter, it will not pull the output low when a prebias condition exists. The LMZ10505EXT will not sink current during start-up until the soft-start voltage exceeds the voltage on the FB pin. Because the device does not sink current it protects the load from damage that might otherwise occur if current is conducted through the parasitic paths of the load.

Copyright © 2010–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMZ10505EXT is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 5 A. The following design procedure can be used to select components for the LMZ10505EXT. Alternately, the WEBENCH software may be used to generate complete designs. When generating a design, the WEBENCH software uses iterative design procedure and accesses comprehensive databases of components. Please go to www.ti.com for more details.

8.2 Typical Applications

This section provides several application solutions with an associated bill of materials. The compensation for each solution was optimized to work over the full input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point.




Figure 21. Typical Application Schematic

8.2.1 Design Requirements

For this example the following application parameters exist.

- V_{IN} = 5 V
- V_{OUT} = 2.5 V
- I_{OUT} = 5 A
- $\Delta V_{OUT} = 20 \text{ mV}_{pk-pk}$
- $\Delta V_{o \text{ tran}} = \pm 20 \text{ mV}_{pk-pk}$

| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY | |
|------------------|----------------------|----------------------------|-------------------|------------------|----------|--|
| U1 | SIMPLE SWITCHER | PFM-7 | Texas Instruments | LMZ10505EXTTZ | 1 | |
| C _{in1} | 150 μF, 6.3 V, 18 mΩ | C2, 6.0 × 3.2 × 1.8 mm | Sanyo | 6TPE150MIC2 | 1 | |
| C _{O1} | 330 μF, 6.3 V, 18 mΩ | D3L, 7.3 × 4.3 × 2.8 mm | Sanyo | 6TPE330MIL | 1 | |
| R _{fbt} | 100 kΩ | 0603 | Vishay Dale | CRCW0603100KFKEA | 1 | |

Table 1. Bill of Materials, V_{IN} = 3.3 V to 5 V, V_{OUT} = 2.5 V, I_{OUT (MAX)} = 5 A, Optimized for Electrolytic Input and Output Capacitance

Typical Applications (continued)

Table 1. Bill of Materials, $V_{IN} = 3.3$ V to 5 V, $V_{OUT} = 2.5$ V, $I_{OUT (MAX)} = 5$ A, Optimized for Electrolytic Input and Output Capacitance (continued)

| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY |
|-------------------|------------------------|-----------|--------------|-------------------|----------|
| R _{fbb} | 47.5 kΩ | 0603 | Vishay Dale | CRCW060347K5FKEA | 1 |
| R _{comp} | 15 kΩ | 0603 | Vishay Dale | CRCW060315K0FKEA | 1 |
| C _{comp} | 330 pF, ±5%, C0G, 50 V | 0603 | TDK | C1608C0G1H331J | 1 |
| C _{SS} | 10 nF, ±10%, X7R, 16 V | 0603 | Murata | GRM188R71C103KA01 | 1 |

Table 2. Bill of Materials, V_{IN} = 3.3 V, V_{OUT} = 0.8 V, $I_{OUT (MAX)}$ = 5 A, Optimized for Solution Size and Transient Response⁽¹⁾

| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY |
|------------------------------------|------------------------|-----------|-------------------|-------------------|----------|
| U1 | SIMPLE SWITCHER | PFM-7 | Texas Instruments | LMZ10505EXTTZ | 1 |
| C _{in1} , C _{O1} | 47 µF, X5R, 6.3 V | 1206 | TDK | C3216X5R0J476M | 2 |
| R _{fbt} | 110 kΩ | 0402 | Vishay Dale | CRCW0402100KFKED | 1 |
| R _{comp} | 1.0 kΩ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 |
| C _{comp} | 27 pF, ±5%, C0G, 50 V | 0402 | Murata | GRM1555C1H270JZ01 | 1 |
| C _{SS} | 10 nF, ±10%, X7R, 16 V | 0402 | Murata | GRM155R71C103KA01 | 1 |

(1) In the case where the output voltage is 0.8 V, it is recommended to remove R_{fbb} and keep R_{fbt}, R_{comp}, and C_{comp} for a type III compensation.

8.2.2 Detailed Design Procedure

LMZ10505EXT is fully supported by WEBENCH and offers the following: component selection, performance, electrical, and thermal simulations as well as the Build-It board, for a reduced design time. On the other hand, all external components can be calculated by following the design procedure below.

- 1. Determine the input voltage and output voltage. Also, make note of the ripple voltage and voltage transient requirements.
- 2. Determine the necessary input and output capacitance.
- 3. Calculate the feedback resistor divider.
- 4. Select the optimized compensation component values.
- 5. Estimate the power dissipation and board thermal requirements.
- 6. Follow the PCB design guideline.
- 7. Learn about the LMZ10505EXT features such as enable, input UVLO, soft-start, tracking, prebiased start-up, current limit, and thermal shutdown.

8.2.2.1 Input Capacitor Selection

A 22-µF or 47-µF high-quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum input voltage is typically sufficient. The input capacitor must be placed as close as possible to the VIN pin and GND exposed pad to substantially eliminate the parasitic effects of any stray inductance or resistance on the PCB and supply lines.

Neglecting capacitor equivalent series resistance (ESR), the resultant input capacitor AC ripple voltage is a triangular waveform. The minimum input capacitance for a given peak-to-peak value (ΔV_{IN}) of V_{IN} is specified as follows:

$$C_{in} \geq \frac{I_{OUT} \times D \times (1-D)}{f_{sw} \times \Delta V_{IN}}$$

where

the PWM duty cycle, D, is given by Equation 8:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Copyright © 2010–2015, Texas Instruments Incorporated

(7)

(8)



If ΔV_{IN} is 1% of V_{IN} , this equals to 50 mV and $f_{SW} = 1$ MHz

$$C_{in} \ge \frac{5A \times \left(\frac{2.5V}{5V}\right) \times \left(1 - \frac{2.5V}{5V}\right)}{1 \text{ MHz} \times 50 \text{ mV}} \ge 25 \,\mu\text{F}$$
(9)

A second criteria before finalizing the C_{in} bypass capacitor is the RMS current capability. The necessary RMS current rating of the input capacitor to a buck regulator can be estimated by

$$I_{Cin(RMS)} = I_{OUT} \times \sqrt{D(1-D)}$$

$$I_{Cin(RMS)} = 5A \times \sqrt{\frac{2.5V}{5V} \left(1 - \frac{2.5V}{5V}\right)} = 2.5A$$
(11)

With this high AC current present in the input capacitor, the RMS current rating becomes an important parameter. The maximum input capacitor ripple voltage and RMS current occur at 50% duty cycle. Select an input capacitor rated for at least the maximum calculated $I_{Cin(RMS)}$.

Additional bulk capacitance with higher ESR may be required to damp any resonance effects of the input capacitance and parasitic inductance.

8.2.2.2 Output Capacitor Selection

In general, 22-µF to 100-µF high quality dielectric (X5R, X7R) ceramic capacitor rated at twice the maximum output voltage is sufficient given the optimal high frequency characteristics and low ESR of ceramic dielectrics. Although, the output capacitor can also be of electrolytic chemistry for increased capacitance density.

Two output capacitance equations are required to determine the minimum output capacitance. One equation determines the output capacitance (C_0) based on PWM ripple voltage. The second equation determines C_0 based on the load transient characteristics. Select the largest capacitance value of the two.

The minimum capacitance, given the maximum output voltage ripple (ΔV_{OUT}) requirement, is determined by the following equation:

$$C_{O} \geq \frac{\Delta I_{L}}{8 \times f_{sw} \times \left[\Delta V_{OUT} - (\Delta i_{L} \times R_{ESR})\right]}$$

where

• and the peak to peak inductor current ripple (
$$\Delta i_L$$
) is equal to Equation 13: (12)

$$\Delta i_L = \frac{(V_{IN} - V_{OUT}) \times D}{L \times f_{sw}}$$
(13)

 R_{ESR} is the total output capacitor ESR, L is the inductance value of the internal power inductor, where L = 1.5 μ H, and f_{SW} = 1 MHz. Therefore, per the design example:

$$\Delta i_{L} = \frac{(5V - 2.5V) \times \frac{2.5V}{5V}}{1.5 \ \mu H \times 1 \ MHz} = 833 \ mA \tag{14}$$

The minimum output capacitance requirement due to the PWM ripple voltage is:

$$C_{o} \geq \frac{833 \text{ mA}}{8 \times 1 \text{ MHz} \times [20 \text{ mV} - (833 \text{ mA} \times 3 \text{ m}\Omega)]}$$

$$C_{o} \geq 6 \mu F$$
(15)
(16)

Three m Ω is a typical R_{ESR} value for ceramic capacitors.

Equation 17 provides a good first pass capacitance requirement for a load transient:

$$C_{O} \geq \frac{I_{step} \times V_{FB} \times L \times V_{IN}}{4 \times V_{OUT} \times (V_{IN} - V_{OUT}) \times \Delta Vo_tran}$$

where

I_{step} is the peak to peak load step (10% to 90% of the maximum load for this example),

 $V_{FB} = 0.8 V,$



| • and $\Delta V_{o_{tran}}$ is the maximum output voltage deviation, which is ±20 mV. | (17) |
|--|------|
| Therefore the capacitance requirement for the given design parameters is: | |
| $C_{o} \geq \frac{4A \times 0.8V \times 1.5\mu H \times 5V}{4 \times 2.5V \times (5V - 2.5V) \times 20mV}$ | |
| $C_0 \ge \frac{1}{4 \times 2.5V \times (5V - 2.5V) \times 20mV}$ | (18) |
| $C_o \ge 48 \ \mu F$ | (19) |

In this particular design the output capacitance is determined by the load transient requirements.

Table 3 lists some examples of commercially available capacitors that can be used with the LMZ10505EXT.

| | | | • | • | |
|---------------------|---------------------------------------|-----------------|--------------|------------------|-------------------------|
| C _Ο (μF) | VOLTAGE (V), R _{ESR} (mΩ) | MAKE | MANUFACTURER | PART NUMBER | CASE SIZE |
| 22 | 6.3, < 5 | Ceramic, X5R | TDK | C3216X5R0J226M | 1206 |
| 47 | 6.3, < 5 | Ceramic, X5R | TDK | C3216X5R0J476M | 1206 |
| 47 | 6.3, < 5 | Ceramic, X5R | TDK | C3225X5R0J476M | 1210 |
| 47 | 10.0, < 5 | Ceramic, X5R | TDK | C3225X5R1A476M | 1210 |
| 100 | 6.3, < 5 | Ceramic, X5R | TDK | C3225X5R0J107M | 1210 |
| 100 | 6.3, 50 | Tantalum | AVX | TPSD157M006#0050 | D, 7.5 × 4.3 × 2.9 mm |
| 100 | 6.3, 25 | Organic Polymer | Sanyo | 6TPE100MPB2 | B2, 3.5 × 2.8 × 1.9 mm |
| 150 | 6.3, 18 | Organic Polymer | Sanyo | 6TPE150MIC2 | C2, 6.0 × 3.2 × 1.8 mm |
| 330 | 6.3, 18 | Organic Polymer | Sanyo | 6TPE330MIL | D3L, 7.3 × 4.3 × 2.8 mm |
| 470 | 6.3, 23 | Niobium Oxide | AVX | NOME37M006#0023 | E, 7.3 × 4.3 × 4.1 mm |

Table 3. Recommended Output Filter Capacitors

8.2.2.2.1 Output Voltage Setting

A resistor divider network from V_{OUT} to the FB pin determines the desired output voltage as follows:

$$V_{OUT} = 0.8V \times \frac{R_{fbt} + R_{fbb}}{R_{fbb}}$$

(20)

 R_{fbt} is defined based on the voltage loop requirements and R_{fbb} is then selected for the desired output voltage. Resistors are normally selected as 0.5% or 1% tolerance. Higher accuracy resistors such as 0.1% are also available.


The feedback voltage (at $V_{OUT} = 2.5$ V) is accurate to within -2.5% / +2.5% over temperature and over line and load regulation. Additionally, the LMZ10505EXT contains error nulling circuitry to substantially eliminate the feedback voltage variation over temperature as well as the long-term aging effects of the internal amplifiers. In addition the zero nulling circuit dramatically reduces the 1/f noise of the bandgap amplifier and reference. The manifestation of this circuit action is that the duty cycle will have two slightly different but distinct operating points, each evident every other switching cycle.

8.2.2.3 Loop Compensation

The LMZ10505EXT preserves flexibility by integrating the control components around the internal error amplifier while using three small external compensation components from V_{OUT} to FB. An integrated type II (two pole, one zero) voltage-mode compensation network is featured. To ensure stability, an external resistor and small value capacitor can be added across the upper feedback resistor as a pole-zero pair to complete a type III (three pole, two zero) compensation network. The compensation components recommended in Table 4 provide type III compensation at an optimal control loop performance. The typical phase margin is 45° with a bandwidth of 80 kHz. Calculated output capacitance values not listed in Table 4 should be verified before designing into production. A detailed application note is available to provide verification support, AN-2013 SNVA417. In general, calculated output capacitance values below the suggested value will have reduced phase margin and higher control loop bandwidth. Output capacitance values above the suggested values will experience a lower



bandwidth and increased phase margin. Higher bandwidth is associated with faster system response to sudden changes such as load transients. Phase margin changes the characteristics of the response. Lower phase margin is associated with underdamped ringing and higher phase margin is associated with overdamped response. Losing all phase margin will cause the system to be unstable; an optimized area of operation is 30° to 60° of phase margin, with a bandwidth of $100 \text{ kHz} \pm 20 \text{ kHz}$.






| V _{IN} (V) | C _O (μF) | ESR (mΩ) | | R _{fbt} (kΩ) | C _{comp} (pF) | R _{comp} (kΩ) |
|---------------------|---------------------|----------|-----|-----------------------|------------------------|------------------------|
| | | MIN | MAX | | | |
| | 22 | 2 | 20 | 200 | 27 | 1.5 |
| | 47 | 2 | 20 | 124 | 68 | 1.4 |
| | 100 | 1 | 10 | 82.5 | 150 | 0.681 |
| F | 150 | 1 | 5 | 63.4 | 220 | 1 |
| 5 | 150 | 10 | 25 | 63.4 | 220 | 3.48 |
| | 150 | 26 | 50 | 226 | 62 | 12.1 |
| | 220 | 15 | 30 | 150 | 100 | 6.98 |
| | 220 | 31 | 60 | 316 | 560 | 14 |
| | 22 | 2 | 20 | 118 | 43 | 9.09 |
| | 47 | 2 | 20 | 76.8 | 100 | 3.32 |
| | 100 | 1 | 10 | 49.9 | 180 | 2.49 |
| 2.2 | 150 | 1 | 5 | 40.2 | 330 | 1 |
| 3.3 | 150 | 10 | 25 | 43.2 | 330 | 4.99 |
| | 150 | 26 | 50 | 143 | 100 | 7.5 |
| | 220 | 15 | 30 | 100 | 180 | 4.99 |
| | 220 | 31 | 60 | 200 | 100 | 8.06 |

In the special case where the output voltage is 0.8V, it is recommended to remove R_{fbb} and keep R_{fbt}, R_{comp}, and C_{comp} for a type III compensation.



8.2.3 Application Curves



LMZ10505EXT SNVS669H – JUNE 2010–REVISED SEPTEMBER 2015



8.3 System Examples

8.3.1 Application Schematic for 3.3-V to 5-V Input and 2.5-V Output With Optimized Ripple and Transient Response

The compensation for each solution was optimized to work over the stated input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point. This schematic is intended to serve as a helpful starting point towards an optimized design.




Figure 26. Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

| Table 5. | Bill of Materials, V_{IN} = 3.3 V to 5 V, V_{OUT} = 2.5 V, I_{OUT} (MAX) = 5 A, | |
|---------------|--|---|
| Optimized for | Bill of Materials, V_{IN} = 3.3 V to 5 V, V_{OUT} = 2.5 V, $I_{OUT (MAX)}$ = 5 A, Low Input and Output Ripple Voltage and Fast Transient Response | e |

| | • | | | • | |
|-------------------|------------------------|-----------|-------------------|-------------------|------------------|
| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY |
| U1 | SIMPLE SWITCHER | PFM-7 | Texas Instruments | LMZ10505EXTTZ | 1 |
| C _{in1} | 22 µF, X5R, 10 V | 1210 | AVX | 1210ZD226MAT | 2 |
| C _{in2} | 220 µF, 10 V, AL-Elec | E | Panasonic | EEE1AA221AP | 1 ⁽¹⁾ |
| C _{O1} | 4.7 µF, X5R, 10 V | 0805 | AVX | 0805ZD475MAT | 1 ⁽¹⁾ |
| C _{O2} | 22 µF, X5R, 6.3 V | 1206 | AVX | 12066D226MAT | 1 ⁽¹⁾ |
| C _{O3} | 100 µF, X5R, 6.3 V | 1812 | AVX | 18126D107MAT | 1 |
| R _{fbt} | 75 kΩ | 0402 | Vishay Dale | CRCW040275K0FKED | 1 |
| R _{fbb} | 34.8 kΩ | 0402 | Vishay Dale | CRCW040234K8FKED | 1 |
| R _{comp} | 1.0 kΩ | 0402 | Vishay Dale | CRCW04021K00FKED | 1 |
| C _{comp} | 100 pF, ±5%, C0G, 50 V | 0402 | Murata | GRM1555C1H101JZ01 | 1 |
| C _{SS} | 10 nF, ±10%, X7R, 16 V | 0402 | Murata | GRM155R71C103KA01 | 1 |
| | | | | | |

(1) Optional components, include for low input and output voltage ripple.

Table 6. Output Voltage Setting ($R_{fbt} = 75 \text{ k}\Omega$)

| V _{OUT} | R _{fbb} |
|------------------|------------------|
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 kΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |



8.3.2 Application Schematic for 3.3-V to 5-V Input and 2.5-V Output

The compensation for each solution was optimized to work over the stated input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point. This schematic is intended to serve as a helpful starting point towards an optimized design.




Figure 27. Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

| Table 7. | Bill of Materials. | $V_{IN} = 3.3 \text{ V to } 5 \text{ V}$ | $V_{OUT} = 2.5 V, I_{OUT (MAX)}$ | = 5 A |
|----------|--------------------|--|----------------------------------|-------|
| | Din or materials, | | , • OUT • • • • OUT (MAX) | - 0 7 |

| | | <i>;</i> | | | |
|------------------------------------|------------------------|-----------|-------------------|------------------|----------|
| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY |
| U1 | SIMPLE SWITCHER | PFM-7 | Texas Instruments | LMZ10505EXTTZ | 1 |
| C _{in1} | 1 µF, X7R, 16 V | 0805 | TDK | C2012X7R1C105K | 1 |
| C _{in2} , C _{O1} | 4.7 µF, X5R, 6.3 V | 0805 | TDK | C2012X5R0J475K | 2 |
| C _{in3} , C _{O2} | 22 µF, X5R, 16 V | 1210 | TDK | C3225X5R1C226M | 2 |
| C _{in4} | 47 µF, X5R, 6.3 V | 1210 | TDK | C3225X5R0J476M | 1 |
| C _{in5} | 220 µF, 10 V, AL-Elec | E | Panasonic | EEE1AA221AP | 1 |
| C _{O3} | 100 µF, X5R, 6.3 V | 1812 | TDK | C4532X5R0J107M | 1 |
| R _{fbt} | 75 kΩ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| R _{fbb} | 34.8 kΩ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| R _{comp} | 1.1 kΩ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |
| C _{comp} | 180 pF, ±5%, C0G, 50 V | 0603 | TDK | C1608C0G1H181J | 1 |
| R _{en1} | 100 kΩ | 0805 | Vishay Dale | CRCW0805100KFKEA | 1 |
| C _{SS} | 10 nF, ±5%, C0G, 50 V | 0805 | TDK | C2012C0G1H103J | 1 |

Table 8. Output Voltage Setting ($R_{fbt} = 75 \text{ k}\Omega$)

| V _{OUT} | R _{fbb} |
|------------------|------------------|
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 kΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |

LMZ10505EXT SNVS669H – JUNE 2010 – REVISED SEPTEMBER 2015

www.ti.com

ISTRUMENTS

XAS

8.3.3 EMI Tested Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

The compensation for each solution was optimized to work over the stated input range. Many applications have a fixed input voltage rail. It is possible to modify the compensation to obtain a faster transient response for a given input voltage operating point. This schematic is intended to serve as a helpful starting point towards an optimized design.




Figure 28. EMI Tested Schematic for 2.5-V Output Based on 3.3-V to 5-V Input

| Table 9. | Bill of Materials, $V_{IN} = 5 V$, $V_{OUT} = 2.5 V$, $I_{OUT (MAX)} = 5 V$ ested with EN55022 Class B Radiated Emissions | Α, |
|----------|--|----|
| Te | ested with EN55022 Class B Radiated Emissions | |

| DESIGNATOR | DESCRIPTION | CASE SIZE | MANUFACTURER | MANUFACTURER P/N | QUANTITY |
|-------------------|------------------------|-----------|-------------------|------------------|----------|
| U1 | SIMPLE SWITCHER | PFM-7 | Texas Instruments | LMZ10505EXTTZ | 1 |
| C _{in1} | 1 µF, X7R, 16 V | 0805 | TDK | C2012X7R1C105K | 1 |
| C _{in2} | 4.7 µF, X5R, 6.3 V | 0805 | TDK | C2012X5R0J475K | 1 |
| C _{in3} | 47 µF, X5R, 6.3 V | 1210 | TDK | C3225X5R0J476M | 1 |
| C _{O1} | 100 µF, X5R, 6.3 V | 1812 | TDK | C4532X5R0J107M | 1 |
| R _{fbt} | 75 kΩ | 0805 | Vishay Dale | CRCW080575K0FKEA | 1 |
| R _{fbb} | 34.8 kΩ | 0805 | Vishay Dale | CRCW080534K8FKEA | 1 |
| R _{comp} | 1.1 kΩ | 0805 | Vishay Dale | CRCW08051K10FKEA | 1 |
| C _{comp} | 180 pF, ±5%, C0G, 50 V | 0603 | TDK | C1608C0G1H181J | 1 |
| C _{SS} | 10 nF, ±5%, C0G, 50 V | 0805 | TDK | C2012C0G1H103J | 1 |

Table 10. Output Voltage Setting ($R_{fbt} = 75 \text{ k}\Omega$)

| V _{OUT} | R _{fbb} |
|------------------|------------------|
| 3.3 V | 23.7 kΩ |
| 2.5 V | 34.8 kΩ |
| 1.8 V | 59 kΩ |
| 1.5 V | 84.5 kΩ |
| 1.2 V | 150 kΩ |
| 0.9 V | 590 kΩ |



9 Power Supply Recommendations

The LMZ10505EXT device is designed to operate from an input voltage supply range between 2.95 V and 5.5 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMZ10505EXT supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LMZ10505EXT, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47- μ F or 100- μ F electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt current paths. The high current that does not overlap contains high di/dt, see Figure 29. Therefore physically place input capacitor (C_{in1}) as close as possible to the LMZ10505EXT VIN pin and GND exposed pad to avoid observable high-frequency noise on the output pin. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed only to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly placed, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

3. Minimize trace length to the FB pin.

Both feedback resistors, R_{fbt} and R_{fbb} , and the compensation components, R_{comp} and C_{comp} , should be located close to the FB pin. Because the FB node is high impedance, keep the copper area as small as possible. This is most important as relatively high-value resistors are used to set the output voltage.

4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made at the load. Doing so will correct for voltage drops and provide optimum output accuracy.

5. Provide adequate device heat-sinking.


Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6×6 via array with minimum via diameter of 8 mil thermal vias spaced 59 mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

SNVS669H-JUNE 2010-REVISED SEPTEMBER 2015

www.ti.com

10.2 Layout Examples

The PCB design is available in the LMZ10505EXT product folder at www.ti.com.








Figure 30. PCB Layout Guide



Layout Examples (continued)




Figure 31. Top Copper






Figure 32. Internal Layer 1 (Ground)



Layout Examples (continued)








Figure 34. Bottom Copper



10.3 Estimate Power Dissipation and Thermal Considerations

Use the current derating curves in the *Typical Characteristics* section to obtain an estimate of power loss (P_{IC_LOSS}). For the design case of $V_{IN} = 5 \text{ V}$, $V_{OUT} = 2.5 \text{ V}$, $I_{OUT} = 5 \text{ A}$, $T_{A(MAX)} = 85^{\circ}C$, and $T_{J(MAX)} = 125^{\circ}C$, the device must see a thermal resistance from case to ambient (θ_{CA}) of less than:

$$\theta_{CA} \ge \frac{T_{J(MAX)} - T_{A(MAX)}}{P_{IC_LOSS}} - \theta_{JC}$$

$$\theta_{CA} < \frac{125^{\circ}C - 85^{\circ}C}{1.36 W} - 1.9 \frac{^{\circ}C}{W} < 27.5 \frac{^{\circ}C}{W}$$
(21)
(22)

Given the typical thermal resistance from junction to case (θ_{JC}) to be 1.9°C/W (typical). Continuously operating at a T_J greater than 125°C will have a shorten life span.

To reach $\theta_{CA} = 27.5^{\circ}$ C/W, the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1-oz. copper on both the top and bottom metal layers is:

Board Area_cm²
$$\geq \frac{500}{\theta_{CA}} \cdot \frac{^{\circ}C \times cm^{2}}{W}$$
Board Area_cm² $\geq \frac{500}{W} \cdot \frac{^{\circ}C \times cm^{2}}{W}$
(23)

pard Area_cm²
$$\geq \frac{300}{27.5 \frac{\circ}{W}} \bullet \frac{W}{W}$$
(24)

As a result, approximately 18 square cm of 1-oz. copper on top and bottom layers is required for the PCB design.

The PCB copper heat sink must be connected to the exposed pad (EP). Approximately thirty six, 8 mils thermal vias spaced 59 mils (1.5 mm) apart must connect the top copper to the bottom copper. For an extended discussion and formulations of thermal rules of thumb, refer to AN-2020 SNVA419. For an example of a high thermal performance PCB layout with θ_{JA} of 20°C/W, refer to the evaluation board application note AN-2074 SNVA450 and for results of a study of the effects of the PCB designs, refer to AN-2026 SNVA424.

10.4 Power Module SMT Guidelines

The recommendations below are for a standard module surface mount assembly.

- Land Pattern Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads
- Stencil Aperture
 - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern
 - For all other I/O pads use a 1:1 ratio between the aperture and the land pattern recommendation
- Solder Paste Use a standard SAC Alloy such as SAC 305, type 3 or higher
- Stencil Thickness 0.125 to 0.15 mm
- Reflow Refer to solder paste supplier recommendation and optimized per board size and density
- Maximum number of reflows allowed is one
- Refer to AN Design Summary LMZ1xxx and LMZ2xxx Power Modules Family (SNAA214) for reflow information.




Figure 35. Sample Reflow Profile

| Table 11. Sample Reflow Profile Table | Table | 11. | Sample | Reflow | Profile | Table |
|---------------------------------------|-------|-----|--------|--------|---------|-------|
|---------------------------------------|-------|-----|--------|--------|---------|-------|

| PROBE | MAX TEMP (°C) | REACHED MAX TEMP | TIME ABOVE 235°C | REACHED 235°C | TIME ABOVE 245°C | REACHED 245°C | TIME ABOVE 260°C | REACHED 260°C |
|-------|------------------|---------------------|---------------------|------------------|---------------------|------------------|---------------------|------------------|
| 1 | 242.5 | 6.58 | 0.49 | 6.39 | 0.00 | _ | 0.00 | - |
| 2 | 242.5 | 7.10 | 0.55 | 6.31 | 0.00 | 7.10 | 0.00 | - |
| 3 | 241.0 | 7.09 | 0.42 | 6.44 | 0.00 | - | 0.00 | _ |



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

For developmental support, see the following:

WEBENCH Tool, http://www.ti.com/webench

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- AN-2027 Inverting Application for the LMZ14203 SIMPLE SWITCHER Power Module, SNVA425)
- Absolute Maximum Ratings for Soldering, (SNOA549)
- AN-2024 LMZ1420x / LMZ1200x Evaluation Board (SNVA422)
- AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)
- AN-2026 Effect of PCB Design on Thermal Performance of SIMPLE SWITCHER Power Modules (SNVA424)
- Design Summary LMZ1xxx and LMZ2xxx Power Modules Family (SNAA214)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Aug-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|---------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|-----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| LMZ10505EXTTZ/NOPB | ACTIVE | TO-PMOD | NDW | 7 | 250 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | -40 to 85 | LMZ10505 EXT | Samples |
| LMZ10505EXTTZE/NOPB | ACTIVE | TO-PMOD | NDW | 7 | 45 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | -40 to 85 | LMZ10505 EXT | Samples |
| LMZ10505EXTTZX/NOPB | ACTIVE | TO-PMOD | NDW | 7 | 500 | Green (RoHS & no Sb/Br) | CU SN | Level-3-245C-168 HR | -40 to 85 | LMZ10505 EXT | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



6-Aug-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------------|-----------------|--------------------|---|-----|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| LMZ10505EXTTZ/NOPB | TO- PMOD | NDW | 7 | 250 | 330.0 | 24.4 | 10.6 | 14.22 | 5.0 | 16.0 | 24.0 | Q2 |
| LMZ10505EXTTZX/NOPB | TO- PMOD | NDW | 7 | 500 | 330.0 | 24.4 | 10.6 | 14.22 | 5.0 | 16.0 | 24.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Aug-2015




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------------|--------------|-----------------|------|-----|-------------|------------|-------------|
| LMZ10505EXTTZ/NOPB | TO-PMOD | NDW | 7 | 250 | 367.0 | 367.0 | 45.0 |
| LMZ10505EXTTZX/NOPB | TO-PMOD | NDW | 7 | 500 | 367.0 | 367.0 | 45.0 |

MECHANICAL DATA

NDW0007A





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated