

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

Low-Power 3.3V-Supply Full-Duplex RS-485 Driver/Receiver

Check for Samples: SN65HVD37

FEATURES


- Low-Current Standby Mode: <1 µA Typical
- Operational Quiescent Current < 1 mA
- High Receiver Hysteresis for Noise Immunity (60 mV Typical)
- 1/8 Unit-Load (Up to 256 Nodes on the Bus)
- Bus-pin ESD Protection Exceeds 15 kV HBM
- Driver Output Transition Times Optimized for Signaling Rate up to 20 Mbps
- Glitch-Free Power-Up and Power-Down
 Protection for Hot-Plugging Applications
- 5V-Tolerant Logic Inputs
- · Bus Idle, Open, and Short-Circuit Failsafe
- Driver Current Limiting and Thermal Shutdown
- Fully Meets All TIA-485-A Specifications

APPLICATIONS


- Telecommunications Equipment
- Industrial Automation
- Process Automation
- Building Automation
- Point-of-Sale (POS) Terminals
- Improved Replacement for ADM3076, ADM3491, LTC2852, MAX3491 and SP3491


DESCRIPTION

The SN65HVD37 combines a robust differential driver and a receiver with high noise immunity for demanding industrial applications. The driver differential outputs and the receiver differential inputs are separate pins, to form a bus port for full-duplex (four-wire) communications. The driver and receiver can be independently enabled, and feature a wide common-mode voltage range, making this device suitable for multi-point applications over long cable runs. The SN65HVD37 is characterized over the temperature range of -40°C to 85 °C.



LOGIC DIAGRAM (POSITIVE LOGIC)







A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD37

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

			VALUE/UNITS
V _{CC}	Supply voltage		–0.5 V to 7 V
	Voltage range at A, B	, Y, Z pins	–13 V to 13 V
	Input voltage range a	t any logic pin	–0.3 V to 5.7 V
	Voltage range, transie	–25 V to 25 V	
	Receiver output curre	-24 mA to 24 mA	
TJ	Junction temperature		170°C
	Continuous total powe	er dissipation	(see Thermal Table)
	IEC 60749-26 ESD	(Human Body Model), bus terminals and GND	±16 kV
	JEDEC Standard 22	Test Method A114 (Human Body Model), all pins	±5 kV
	JEDEC Standard 22	Test Method C101 (Charged Device Model), all pins	±1.5 kV
	JEDEC Standard 22	Test Method A115 (Machine Model), all pins	±150 V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		SN65HVD37	
	THERMAL METRIC ⁽¹⁾	D	UNITS
		14 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	79.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	44.8	
θ_{JB}	Junction-to-board thermal resistance	33.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.3	
Ψ_{JB}	Junction-to-board characterization parameter	33.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage ⁽¹⁾		3	3.3	3.6	V
VI	Input voltage at a	any bus terminal (separately or common mode) ⁽²⁾	-7		12	V
V_{IH}	High-level input v	voltage (Driver, driver enable, and receiver enable inputs)	2		VCC	V
V_{IL}	Low-level input v	oltage (Driver, driver enable, and receiver enable inputs)	0		0.8	V
V _{ID}	Differential input	voltage	–12		12	V
	Output current	Driver	-60		60	
I _O		Receiver	-8		8	mA
RL	Differential load r	esistance	54	60		Ω
CL	Differential load of	capacitance		50		pF
	Signaling rate	HVD37			20	Mbps
T _A	Operating free-ai	Operating free-air temperature (See application section for thermal information)				°C
TJ	Junction Temper	ature	-40		150	°C

(1) Both pins 13 and 14 should be connected to the supply voltage; both pins 6 and 7 should be connected to ground.

(2) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
		See Figure 1, R_L = 60 Ω , $V_{CC} \ge 3.15$ V, 375 Ω on each output to -7 V to 12 V			1.9		V
V _{OD}	Driver differential output voltage magnitude	R _L = 54 Ω (RS-485)		1.5	2		V
	magnitude	R_L = 100 Ω (RS-422), T _J ≥ 25°C, V _{CC} ≥ 3.3 V	See Figure 3	2	2.2		V
Δ V _{OD}	Change in magnitude of driver differential output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$		-0.1	0	0.1	V
V _{OC(SS)}	Steady-state common-mode output voltage			1.5	V _{CC} /2	2.5	V
ΔV _{OC}	Change in differential driver output common-mode voltage	Center of two 27- Ω load resistors, C _L = 50 pF	See Figure 3	-0.1	0	0.1	V
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage				400		mV
C _{ID}	Differential input capacitance	А, В			3		pF
C _{OD}	Differential output capacitance	Y, Z			14		pF
V _{IT+}	Positive-going receiver differential input voltage threshold		See (1)	-60	-20	mV	
V _{IT-}	Negative-going receiver differential input voltage threshold		-200	-120	See (1)	mV	
V _{HYS}	Receiver differential input voltage threshold hysteresis ($V_{IT+} - V_{IT-}$)			30	60		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -8 mA	2.4	V _{CC} - 0.3		V	
V _{OL}	Receiver low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.2	0.4	V
I _I	Driver input, driver enable, and receiver enable input current			-2		2	μA
I _{OZ}	Receiver output high-impedance current	$V_0 = 0 V \text{ or } V_{CC}, \overline{RE} \text{ at } V_{CC}$		–1		1	μA
l _{os}	Driver short-circuit output current			-250		250	mA
	Pup input ourrest (dischlad driver)	V _{CC} = 3 to 3.6 V or	V _I = 12 V		75	125	β μΑ
I _I	Bus input current (disabled driver)	V_{CC} =0 V, DE at 0 V	$V_{I} = -7 V$	-100	-40		
		Driver and Receiver enabled	$DE = V_{CC}, RE = GND$		720	850	μA
I _{CC}	Supply aurrent steady state on load	Driver enabled, receiver disabled	$DE=V_{CC},RE=V_{CC}$			400	μA
	Supply current, steady-state, no load (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND			800	μA
		Driver and receiver disabled (standby)	$\begin{array}{l} DE=GND,D=open,\\ RE=V_{CC} \end{array}$		0.2	1	μA
	Supply current (dynamic)	See "TYPICAL CHARAC	TERISTICS" section				

(1) Under any specific conditions, $V_{\rm IT+}$ is assured to be at least $V_{\rm HYS}$ higher than $V_{\rm IT-}.$

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com

STRUMENTS

ÈXAS

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
DRIVER							
t _r , t _f	Driver differential output rise/fall time			3	6	14	
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50 pF, Se$		10	20	ns	
t _{SK(P)}	Driver pulse skew, t _{PHL} – t _{PLH}				1		
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6			20	50	ns
	Driver enchle time	Receiver enabled	See Figure 5 and Figure 6		8	25	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	See Figure 5 and Figure 6		2.6	8	μs
RECEIVER			· · · · ·				
t _r , t _f	Receiver output rise/fall time			2	5	9	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	$C_1 = 15 \text{ pF}$, See Figure 7		40	50	75	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} – t _{PLH}			2	5	ns	
t _{PLZ} , t _{PHZ}	Receiver disable time				15	25	ns
t _{PZL(1)} , t _{PZH(1)} ,		Driver enabled, See Figur	e 8		35	50	ns
$t_{PZL(2)}, t_{PZH(2)}$	Receiver enable time	Driver disabled, See Figure 8			3	8	μs

DRIVER FUNCTION TABLE

INPUT	ENABLE	OUTPUTS		
D	DE	Y	Z	
н	Н	Н	L	Actively drive bus High
L	Н	L	н	Actively drive bus Low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default

RECEIVER FUNCTION TABLE


DIFFERENTIAL INPUT	ENABLE	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT}	L	L	Receive valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



SLLSE92 A - OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



	R1/R2	R3
SN65HVD37	18 kΩ	190 kΩ


SLLSE92 A -OCTOBER 2011-REVISED NOVEMBER 2011



www.ti.com

PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω








Figure 3. Measurement of Driver Differential and Common-mode Output with RS-485 Load





Figure 4. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output. C_1 includes Fixture and Instrumentation Capacitance


Figure 5. Measurement of Driver Enable and Disable Times with Active High Output and Pull-down Load



SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com


PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

C₁ Includes Fixture and Instrumentation Capacitance

Figure 6. Measurement of Driver Enable and Disable Times with Active Low Output and Pull-up Load









Figure 8. Measurement of Receiver Enable/Disable Times

TEXAS INSTRUMENTS

SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

www.ti.com



Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated





SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011




Figure 14. Example Full-Duplex Master/Slave Application Circuit

SN65HVD37

SLLSE92 A -OCTOBER 2011-REVISED NOVEMBER 2011

www.ti.com

APPLICATION INFORMATION

RECEIVER FAILSAFE

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD37, receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200 mV, and must output a Low when the V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} and V_{IT-} and V_{HYS} . In the Electrical Characteristics table, V_{IT-} has a typical value of -120 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of V_{IT+} is -60mV, and V_{IT+} is never more positive than -200 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the V_{IT+} threshold, and the receiver output will be High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

For the HVD37, the typical noise immunity is about 120 mV, which is the negative noise level needed to exceed the V_{IT} threshold (V_{IT} TYP = -120 mV). In the worst case, the failsafe noise immunity is never less than 50 mV, which is set by the maximum positive threshold (V_{IT+} MAX = -20mV) plus the minimum hysteresis voltage (V_{HYS} MIN = 30 mV).

HOT-PLUGGING

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. An internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLE, the ENABLE inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

LOW POWER STANDBY MODE

As is customary with RS-485 devices, the receiver output is directly enabled/disabled by \overline{RE} , and the driver outputs are directly enabled/disabled by DE.

When both the driver and receiver are disabled, (DE=LO and \overline{RE} =HI) the receiver differential comparator stage enters a standby mode for reduced power.

When either the Driver or Receiver is enabled, the receiver differential comparator stage is enabled for fast response to signal changes.



SLLSE92 A - OCTOBER 2011 - REVISED NOVEMBER 2011

Copyright © 2011, Texas Instruments Incorporated

REVISION HISTORY

Changes from Original (October 2011) to Revision A Page • Changed the device From: Product Preview To: Production 1

11

Submit Documentation Feedback



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN65HVD37D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37	Samples
SN65HVD37DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HVD37	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated