

SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

FlatLink[™] RECEIVER

Check for Samples: SN65LVDS86A-Q1

FEATURES

TEATOREO		CKAOE
 3:21 Data Channel Expansion at up to 178.5 Mbytes/s Throughput 	DGG PA (TOP	
 Suited for SVGA, XGA, or SXGA Display Data 	D17 [1	48 Vcc
Transmission From Controller to Display With	D18 [2	47 🛛 D16
Very Low EMI	GND [3	46 🛛 D15
Three Data Channels and Clock Low-Voltage	D19 🛮 4	45 🛛 D14
Differential Channels In and 21 Data and Clock	D20 🛮 5	44 🛛 GND
Low-Voltage TTL Channels Out	NC 🛛 6	43 🛛 D13
 Operates From a Single 3.3-V Supply 	LVDSGND [7	42 Vcc
 Tolerates 4-kV Human-Body Model (HBM) ESD 	AOM 🛛 8	41 D12
Packaged in Thin Shrink Small-Outline	A0P [] 9	40 D11
Package (TSSOP) With 20-Mil Terminal Pitch		
Consumes Less Than 1 mW When Disabled	A1P [] 11 LVDSV _{CC} [] 12	38 GND 37 D9
Wide Phase-Lock Input Frequency Range	LVDSGND 13	36 V _{CC}
31 MHz to 68 MHz	A2M [] 14	35 D8
 No External Components Required for PLL 	A2P 🚺 15	34 🛛 D7
Inputs Meet or Exceed the Standard	CLKINM 🚺 16	33 🛛 D6
Requirements of ANSI EIA/TIA-644 Standard	CLKINP [17	32 🛛 GND
 Improved Replacement for the SN75LVDS86 	LVDSGND [18	31 🛛 D5
and NSC DS90C364	PLLGND [19	30 🛛 D4
Improved Jitter Tolerance	PLLV _{CC} 🛿 20	29 🛛 D3
Qualified for Automotive Applications	PLLGND 21	28 V _{CC}
Quanted for Automotive Applications	SHTDN 22	27 D2
		26 D1
	D0 🛛 24	25] GND

NC - Not connected

DESCRIPTION

The SN65LVDS86A FlatLink™ receiver contains three serial-in 7-bit parallel-out shift registers and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. The SN65LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The SN65LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS86A is characterized for operation over the full automotive temperature range of -40°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FlatLink is a trademark of Texas Instruments.

SN65LVDS86A-Q1

SLLS768A – AUGUST 2006 – REVISED JANUARY 2012

www.ti.com

NSTRUMENTS

ÈXAS

ORDERING INFORMATION

T _A	PACK	(AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
–40°C to 125°C	TSSOP – DGG	Reel of 2000	SN65LVDS86ADGGRQ1	65LVDS86AQ					

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


Serial-In/Parallel-**Out Shift Register** A0P Serial In D0 A0M **D1** A, B, ...G CLK D2 D3 D4 D5 Serial-In/Parallel-D6 **Out Shift Register** A1P Serial In A1M A, B, ...G D7 CLK D8 D9 D10 Serial-In/Parallel-D11 Out Shift Register D12 A2P D13 Serial In A2M A, B, ...G CLK D14 D15 D16 **Control Logic** D17 SHTDN D18 D19 D20 **Clock Generator** CLK CLKINP **Clock In** CLKOUT **Clock Out** CLKINM Input Bus


FUNCTIONAL BLOCK DIAGRAM



SN65LVDS86A-Q1

SLLS768A - AUGUST 2006 - REVISED JANUARY 2012





SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

TEXAS INSTRUMENTS

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽²⁾	-0.5	4	V	
	Voltage range at any terminal		-0.5	V _{CC} + 0.5	V
	Electrostatic discharge ⁽³⁾	All pins (Class 3A)		4	kV
		All pins (Class 2B)		200	V
	Continuous total power dissipation		See D	issipation Ra	ting Table
TJ	Operating virtual junction temperature range		-40	150	°C
T _{stg}	Storage temperature range		-65	150	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s			260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals unless otherwise noted.

(3) This rating is measured using MIL-STD-883C Method, 3015.7.

Dissipation Rating Table

PACKAGE	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾	T _A = 70°C	T _A = 125°C
	POWER RATING	ABOVE $T_A = 25^{\circ}C$	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

Recommended Operating Conditions

See Figure 2

		MIN	NOM MAX	UNIT
V _{CC}	Supply voltage	3	3.3 3.6	V
VIH	High-level input voltage (SHTDN)	2		V
VIL	Low-level input voltage (SHTDN)		0.8	V
$ V_{ID} $	Magnitude differential input voltage	0.1	0.6	V
V _{IC}	Common-mode input voltage	$\frac{ V_{ID} }{2}$	$2.4 - \frac{ V_{ID} }{2}$	V
T _A	Operating free-air temperature	-40	125	°C

Timing Requirements

		MIN	NOM	MAX	UNIT
t_c ⁽¹⁾	Cycle time, input clock	14.7	t _c	32.4	ns

(1) Parameter t_c is defined as the mean duration of a minimum of 32000 clock cycles.



SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

www.ti.com

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITION	TEST CONDITIONS			MAX	UNIT
V _{IT+}	Positive-going differential input threshold voltage					100	mV
V _{IT-}	Negative-going differential input threshold voltage ⁽²⁾			-100			mV
V _{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$		2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA				0.4	V
		Disabled,	All inputs to GND			280	μA
	Quiescent current (average)	Enabled, AnM = 1.4 V,	AnP = 1 V, t _c = 15.38 ns		33	40	
I _{CC}		Enabled, Grayscale pattern (see Figure 3),	C _L = 8 pF, t _c = 15.38 ns		43		mA
		Enabled, Worst-case pattern (see Figure 4),	C _L = 8 pF, t _c = 15.38 ns		68		
I _{IH}	High-level input current (SHTDN)	$V_{IH} = V_{CC}$				±20	μA
I _{IL}	Low-level input current (SHTDN)	$V_{IL} = 0$				±25	μA
l _l	Input current A inputs	$0 \le V_1 \le 2.4 V$				±20	μA
I _{OZ}	High-impedance output current	$V_{O} = 0$ or V_{CC}				±10	μA

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (1)

(2) The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{su}	Setup time, D0–D20 to CLKOUT↓		5			ns
t _h	Data hold time, CLKOUT↓ to D0–D20	$C_{L} = 8 \text{ pF}, \text{ See Figure 5}$	5			ns
t _(RSKM)	Receiver input skew margin ⁽²⁾ (see Figure 7)	t _c = 15.38 ns (±0.2%), Input clock jitter < 50 ps, ⁽³⁾	550	700		ps
t _d	Delay time, CLKIN \uparrow to CLKOUT \downarrow (see Figure 7)	V_{CC} = 3.3 V, t _c = 15.38 ns (±0.2%), T _A = 25°C	3	5	7	ns
t _{en}	Enable time, SHTDN to phase lock	See Figure 7		1		ms
t _{dis}	Disable time, SHTDN to off state	See Figure 8		400		ns
t _t	Transition time, output (10% to 90% t_r or t_f) (data only)	C _L = 8 pF		3		ns
t _t	Transition time, output (10% to 90% t_r or t_f) (clock only)	C _L = 8 pF		1.5		ns
t _w	Pulse duration, output clock			0.50 t _c		ns

(1)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. The parameter $t_{(RSKM)}$ is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from $t_{RSKM} = tc/14 - 550$ ps. (2)


Input clock jitter is the magnitude of the change in input clock period. (3)

TEXAS INSTRUMENTS

SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

www.ti.com

PARAMETER MEASUREMENT INFORMATION








Figure 4. Worst-Case Test-Pattern Waveforms



SLLS768A - AUGUST 2006 - REVISED JANUARY 2012






Figure 5. Setup and Hold Time Waveforms


SLLS768A – AUGUST 2006– REVISED JANUARY 2012

ISTRUMENTS

EXAS

www.ti.com





A. CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is $t_{(RSKM)}$.

Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions

8



SLLS768A - AUGUST 2006 - REVISED JANUARY 2012




Figure 8. Disable Time Waveforms



SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

TYPICAL CHARACTERISTICS




Figure 9. RMS Grayscale I_{CC} vs Clock Frequency



SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

www.ti.com

APPLICATION INFORMATION

Host	Cable	Flat F	anel Display				
SN75LVDS84/5	1		SN75LVI	DS86A/		Graphics (Controller
	41.	8	SN65LVD	S86AQ	24	<u>12-BIT</u>	<u>18-BIT</u>
YOM		• •	AOM	D0	26	RED0	RED0
		Ś		D1	20	RED1	RED1
	100 Ω	'		D2	29	RED2	RED2
YOP		9	A0P	D3	30	RED3	RED3
				D4	31	NA	RED4
	39	10		D5	33	NA	RED5
Y1M		•	A1M	D6	34	GREEN0	GREEN0
	100 Ω	Š		D7	35	GREEN1	GREEN1
	38 1	· 11		D8	37	GREEN2 GREEN3	GREEN2
Y1P		•	A1P	D9 D10	39	NA GREENS	GREEN3 GREEN4
	li i			D10	40	NA	GREEN4 GREEN5
Volu	35 1	14	4.014	D112	41	BLUE0	BLUEO
Y2M		ţ	A2M	D12	43	BLUE1	BLUE1
	100 Ω	2 Ş		D10	45	BLUE2	BLUE2
No.	34	15	4.00	D15	46	BLUE3	BLUE3
Y2P			A2P	D16	47	NA	BLUE4
				D17	1	NA	BLUE5
CLKOUTM	33	16	CLKINM	D18	2	H_SYNC	H_SYNC
		Ź		D19	4	V_SYNC	V_SYNC
	100 Ω	<		D20	5	ENABLE	ENABLE
CLKOUTP	32	17	CLKINP	CLKOUT	23	CLOCK	CLOCK
			Į				

A. The four 100- Ω terminating resistors are recommended to be 0603 types.


B. NA – not applicable, these unused inputs should be left open.

Figure 10. 18-Bit Color Host to Flat Panel Display Application

TEXAS INSTRUMENTS

www.ti.com

SLLS768A - AUGUST 2006 - REVISED JANUARY 2012



A. The four $100-\Omega$ terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 11. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

See the FLatLink Designer's Guide (literature number SLLA012) for more application information.



Page

SLLS768A - AUGUST 2006 - REVISED JANUARY 2012

Changes from Original (August 2006) to Revision A



18-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN65LVDS86AQDGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN65LVDS86AQDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN65LVDS86AQDGGRQ1	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



18-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LVDS86A-Q1 :

Catalog: SN65LVDS86A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated