



SLVS437B - AUGUST 2002 - REVISED AUGUST 2010

9-A OUTPUT, 3-V TO 4-V INPUT TRACKING/TERMINATION SYNCHRONOUS PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

FEATURES

- Tracks Externally Applied Reference Voltage
- 15-mΩ MOSFET Switches for High Efficiency at 9-A Continuous Output Source or Sink Current
- 6% to 90% V_I Output Tracking Range
- Wide PWM Frequency: Fixed 350 kHz or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost

APPLICATIONS


- DDR Memory Termination Voltage
- Active Termination of GTL and SSTL High-Speed Logic Families
- DAC Controlled High Current Output Stage
- Precision Point of Load Power Supply


DESCRIPTION

As a member of the SWIFT™ family of dc/dc regulators. the TPS54972 low-input voltage synchronous-buck **PWM** high-output current converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that enables maximum performance under transient conditions and flexibility in choosing the output filter L and C components; an under-voltage-lockout circuit to prevent start-up until the input voltage reaches 3.0 V; an internally set slow-start circuit to limit in-rush currents; and a status output to indicate valid operating conditions.

The TPS54972 is available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.

SIMPLIFIED SCHEMATIC







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

| T _A | T _A REFIN VOLTAGE | | PART NUMBER | | |
|----------------|------------------------------|--------------------------|-------------|--|--|
| -40°C to 85°C | 0.2 V to 1.75 V | Plastic HTSSOP (PWP)(11) | TPS54972PWP | | |

⁽¹⁾ The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54972PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted((1))

| | | TPS54972 |
|--|---|--------------------|
| | ENA | -0.3 V to 7 V |
| utput voltage range, V _O purce current, I _O nk current, I _S | VIN | -0.3 V to 4.5 V |
| Input voltage range, V _I | RT | -0.3 V to 6 V |
| | VSENSE, REFIN | -0.3 V to 4 V |
| | VIN RT VSENSE, REFIN BOOT VBIAS, COMP, STATUS PH PH COMP, VBIAS PH COMP ENA, STATUS AGND to PGND | -0.3 V to 17 V |
| Output valtage range V | VBIAS, COMP, STATUS | -0.3 V to 7 V |
| Output voltage range, v _O | PH | -0.6 V to 6 V |
| Course ourrent I | PH | Internally Limited |
| Source current, 10 | COMP, VBIAS | 6 mA |
| | PH | 16 A |
| Sink current, I _S | COMP | 6 mA |
| | ENA, STATUS | 10 mA |
| Voltage differential | AGND to PGND | ±0.3 V |
| Operating virtual junction temperature range | ge, T _J | -40 to 125 °C |
| Storage temperature, T _{stg} | | -65 to 150 °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| Input voltage, V _I | 3 | | 4 | V |
| Operating junction temperature, T _J | -40 | | 125 | ç |



DISSIPATION RATINGS(1) (2)

| PACKAGE | THERMAL IMPEDANCE JUNCTION-TO-AMBIENT | T _A = 25°C POWER RATING | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 28 Pin PWP with solder | 14.4°C/W | 6.94 W ⁽³⁾ | 3.81 W | 2.77 W |
| 28 Pin PWP without solder | 27.9°C/W | 3.58 W | 1.97 W | 1.43 W |

- For more information on the PWP package, refer to TI technical brief, literature number SLMA002.
- Test board conditions:
 - (a) 3 inch x 3 inch, 4 layers, thickness: 0.062 inch

 - (b) 1.5 oz. copper traces located on the top of the PCB (c) 1.5 oz. copper ground plane on the bottom of the PCB
 - (d) 12 thermal vias (See Recommended Land Pattern in applications section of this data sheet)
- (3) Maximum power dissipation may be limited by overcurrent protection.

ELECTRICAL CHARACTERISTICS

 $T_J = -40$ °C to 125°C, $V_I = 3$ V to 4 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|---|--|------|------|-------|------|
| SUPPLY | VOLTAGE, VIN | | | | | |
| VIN | Input voltage range | | 3.0 | | 4.0 | V |
| | | f _s = 350 kHz, RT open, PH pin open | | 11 | 15.8 | |
| $I_{(Q)}$ | Quiescent current | $f_s = 500 \text{ kHz}, RT = 100 \text{ k}\Omega, PH \text{ pin open}$ | | 16 | 23.5 | mA |
| | | Shutdown, SS/ENA = 0 V | | 1 | 1.4 | |
| UNDER V | OLTAGE LOCK OUT | | | | | |
| | Start threshold voltage, UVLO | | | 2.95 | 3.0 | V |
| | Stop threshold voltage, UVLO | | 2.7 | 2.8 | | V |
| | Hysteresis voltage, UVLO | | 0.14 | 0.16 | | V |
| | Rising and falling edge deglitch, UVLO ⁽¹⁾ | | | 2.5 | | μs |
| BIAS VO | LTAGE | | | | | |
| | Output voltage, VBIAS | $I_{\text{(VBIAS)}} = 0$ | 2.70 | 2.80 | 2.90 | V |
| | Output current, VBIAS (2) | | | | 100 | μА |
| REGULA | TION | | | | ' | |
| | Line regulation ⁽¹⁾ (3) | I _L = 4 A, f _s = 350 kHz, T _J = 85°C | | | 0.04 | %/V |
| | Load regulation ⁽¹⁾ (3) | $I_L = 0 \text{ A to } 8 \text{ A, } f_S = 350 \text{ kHz, } T_J = 85^{\circ}\text{C}$ | | | 0.03 | %/A |
| OSCILLA | TOR | | ! | | * | |
| | Internally set free running frequency | RT open | 280 | 350 | 420 | kHz |
| | | RT = 180 kΩ (1% resistor to AGND) | 252 | 280 | 308 | |
| | Externally set free running frequency range | RT = 100 kΩ (1% resistor to AGND) | 460 | 500 | 540 | kHz |
| | | RT = 68 kΩ (1% resistor to AGND) | 663 | 700 | 762 | |
| | Ramp valley ⁽¹⁾ | | | 0.75 | | V |
| | Ramp amplitude (peak-to-peak) ⁽¹⁾ | | | 1 | | V |
| | Minimum controllable on time ⁽¹⁾ | | | | 200 | ns |
| | Maximum duty cycle ⁽¹⁾ | | 90% | | | |
| ERROR A | AMPLIFIER | | | | | |
| | Error amplifier open loop voltage gain | 1 kΩ COMP to AGND ⁽¹⁾ | 90 | 110 | | dB |
| | Error amplifier unity gain bandwidth | Parallel 10 kΩ, 160 pF COMP to AGND ⁽¹⁾ | 3 | 5 | | MHz |
| | Error amplifier common mode input voltage range | Powered by internal LDO ⁽¹⁾ | 0 | | VBIAS | V |
| | Input bias current, VSENSE | VSENSE = V _{ref} | | 60 | 250 | nA |
| | Output voltage slew rate (symmetric), COMP | | 1.0 | 1.4 | | V/μs |

Specified by design

Static resistive loads only

Specified by the circuit used in Figure 8



ELECTRICAL CHARACTERISTICS (continued)

 $T_J = -40$ °C to 125°C, $V_I = 3$ V to 4 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|---------------------------------------|------|------|------|------|
| PWM C | OMPARATOR | | | | | |
| | PWM comparator propagation delay time, PWM comparator input to PH pin (excluding deadtime) | 10-mV overdrive ⁽⁴⁾ | | 70 | 85 | ns |
| SLOW- | START/ENABLE | | | | | |
| | Enable threshold voltage, ENA | | 0.82 | 1.20 | 1.40 | V |
| | Enable hysteresis voltage, ENA (4) | | | 0.03 | | V |
| | Falling edge deglitch, ENA ⁽⁴⁾ | | | 2.5 | | μS |
| | Internal slow-start time | | 2.6 | 3.35 | 4.1 | ms |
| STATU | S | • | | | • | |
| | Output saturation voltage, PWRGD | I _{sink} = 2.5 mA | | 0.18 | 0.30 | V |
| | Leakage current, PWRGD | V _I = 3.6 V | | | 1 | μΑ |
| CURRE | NT LIMIT | | | | | |
| | Current limit | V _I = 3.3 V | 11 | 15 | | Α |
| | Current limit leading edge blanking time | | | 100 | | ns |
| | Current limit total response time | | | 200 | | ns |
| THERM | IAL SHUTDOWN | | | | | |
| | Thermal shutdown trip point (4) | | 135 | 150 | 165 | °C |
| | Thermal shutdown hysteresis (4) | | | 10 | | °C |
| OUTPU | T POWER MOSFETS | | • | | | |
| | Dever MOOFFT and the | $V_I = 3.0 \ V^{(5)}$ | | 15 | 30 | 0 |
| r _{DS(on)} | Power MOSFET switches | V _I = 3.6 V ⁽⁵⁾ | | 14 | 28 | mΩ |

Specified by design Matched MOSFETs low-side $r_{DS(on)}$ production tested, high-side $r_{DS(on)}$ production tested.



TPS54972 Externally Composed Pin-Out 28 Pin HTSSOP PowerPAD (TOP VIEW)





Table 1. TERMINAL FUNCTIONS

| TERMINAL | | DESCRIPTION |
|----------|-----------|---|
| NAME | NO. | DESCRIPTION |
| AGND | 1 | Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor, and SYNC pin. Connect PowerPAD connection to AGND. |
| BOOT | 5 | Bootstrap output. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver. |
| COMP | 3 | Error amplifier output. Connect frequency compensation network from COMP to VSENSE |
| ENA | 27 | Enable input. Logic high enables oscillator, PWM control, and MOSFET driver circuits. Logic low disables operation and places device in a low quiescent current state. |
| PGND | 15- 19 | Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection to AGND is recommended. |
| PH | 6-14 | Phase input/output. Junction of the internal high-side and low-side power MOSFETs, and output inductor. |
| RT | 28 | Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _s . |
| REFIN | 26 | External reference input. High impedance input to slow-start and error amplifier circuits. |
| STATUS | 4 | Open drain output. Asserted low when VIN < UVLO, VBIAS and internal reference are not settled or the internal shutdown signal is active. Otherwise STATUS is high. |
| VBIAS | 25 | Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1 - μ F to 1.0 - μ F ceramic capacitor. |
| VIN | 20- 24 | Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high-quality, low-ESR 10-μF ceramic capacitor. |
| VSENSE | 2 | Error amplifier inverting input. Connect to output voltage compensation network/output divider. |



INTERNAL BLOCK DIAGRAM



RELATED DC/DC PRODUCTS

- TPS54372
- TPS54672
- TPS54872



DRAIN-SOURCE ON-STATE RESISTANCE

vs JUNCTION TEMPERATURE




Figure 1.

TYPICAL CHARACTERISTICS

DRAIN-SOURCE ON-STATE RESISTANCE

JUNCTION TEMPERATURE




Figure 2.

INTERNALLY SET OSCILLATOR FREQUENCY

VS




Figure 3.

EXTERNALLY SET OSCILLATOR FREQUENCY

vs JUNCTION TEMPERATURE




Figure 4.

DEVICE POWER LOSSES vs LOAD CURRENT




Figure 5.

INTERNAL SLOW-START TIME vs JUNCTION TEMPERATURE




Figure 6.

ERROR AMPLIFIER OPEN LOOP RESPONSE




Figure 7.



APPLICATION INFORMATION

Figure 8 shows the schematic diagram for a typical TPS54972 application. The TPS54972 (U1) can provide up to 9 A of output current at a nominal output voltage of one half of $V_{(DDQ)}$ (typically 1.25 V). For proper operation, the PowerPAD underneath the integrated circuit TPS54972 is soldered directly to the printed-circuit board.

COMPONENT SELECTION

The values for the components used in this design example were selected for good transient response and small PCB area. Ceramic dielectric capacitors are utilized in the output filter circuit. A small size, small value output inductor is also used. Compensation network components are chosen to maximize closed loop bandwidth and provide good transient response characteristics. Additional design information is available at www.ti.com.

INPUT VOLTAGE

The input voltage is a nominal 3.3 VDC. The input filter (C4) is a 10- μ F ceramic capacitor (Taiyo Yuden). Capacitor C8, a 10- μ F ceramic capacitor (Taiyo Yuden) that provides high frequency decoupling of the TPS54972 from the input supply, must be located as close as possible to the device. Ripple current is carried in both C4 and C8, and the return path to PGND should avoid the current circulating in the output capacitors C7, C9, C11, and C12.

FEEDBACK CIRCUIT

The values for these components are selected to provide fast transient response times. Components R1, R2, R3, C1, C2, and C3 form the loop compensation network for the circuit. For this design, a type 3 topology is used. The transfer function of the feedback network is chosen to provide maximum closed loop gain available with open loop characteristics of the internal error amplifier. Closed loop cross-over frequency is typically between 70 kHz and 80 kHz for input from 3 V to 4 V.

OPERATING FREQUENCY

In the application circuit, RT is grounded through a 71.5 k Ω resistor to select the operating frequency of 700 kHz. To set a different frequency, place a 68-k Ω to 180-k Ω resistor between RT (pin 28) and analog ground or leave RT floating to select the default of 350 kHz. The resistance can be approximated using the following equation:

$$R = \frac{500 \text{ kHz}}{\text{Switching Frequency}} \times 100 \text{ [k}\Omega]$$
(1)






Figure 8. Application Circuit

OUTPUT FILTER

The output filter is composed of a $0.65-\mu H$ inductor and three $22-\mu F$ capacitors. The inductor is a low dc resistance $(0.017~\Omega)$ type, Pulse PA0277 $0.65-\mu H$. The capacitors used are $22~\mu F$, 6.3-V ceramic types with X5R dielectric. An additional $1-\mu F$ output capacitor (C12) is included to suppress high frequencies.

PCB LAYOUT

Figure 9 shows a generalized PCB layout guide for the TPS54972.

The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54X10 ground pins. The minimum recommended bypass capacitance is $10~\mu F$ ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

The TPS54972 has two internal grounds (analog and power). Inside the TPS54972, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54972, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There should be an area of ground one the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54972. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the voltage set point divider, timing resistor RT and bias capacitor grounds. Connect this trace directly to AGND (Pin 1).

The PH pins should be tied together and routed to the output inductor. Since the PH connection is the switching node, inductor should be located very close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.



Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths.

Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as is practical.

Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Do to the size of the IC package and the device pin-out, they will have to be routed somewhat close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If an RT resistor is used, connect them to this trace as well.




Figure 9. TPS54972 PCB Layout



LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 9 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Eight vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the ten recommended that enhance thermal performance should be included in areas not under the device package





Figure 10. Recommended Land Pattern for 28-Pin PWP PowerPAD



PERFORMANCE GRAPHS



(1) Safe operating area is applicable to the test board conditions listed in the dissipation rating table section of this data sheet.

Figure 17.

Figure 18.



DETAILED DESCRIPTION

UNDERVOLTAGE LOCKOUT (UVLO)

The TPS54972 incorporates an undervoltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.80 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

ENABLE (ENA)

The enable pin, ENA, provides a digital control to enable or disable (shut down) the TPS54972. An input voltage of 1.4V or greater ensures the TPS54972 is enabled. An input of 0.9 V or less ensures the device operation is disabled. These are not standard logic thresholds, even though they are compatible with TTL outputs.

When ENA is low, the oscillator, slow-start, PWM control and MOSFET drivers are disabled and held in an initial state ready for device start-up. On an ENA transition from low to high, device start-up begins with the output starting from 0 V.

SLOW-START

The slow-start circuit provides start-up slope control of the output voltage to limit in-rush currents. The nominal internal slow-start rate is 0.25 V/ms with the minimum rate being 0.35 V/ms. When the voltage on REFIN rises faster than the internal slope or is present when device operation is enabled, the output rises at the internal rate. If the reference voltage on REFIN rises more slowly, then the output rises at approximately the same rate as REFIN.

VBIAS REGULATOR (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

VOLTAGE REFERENCE

The REFIN pin provides an input for a user supplied tracking voltage. Typically this input is one half of $V_{(DDQ)}$. The input range for this external reference is 0.2 V to 1.75 V. Above this level, the internal bandgap reference overrides the externally supplied reference voltage.

OSCILLATOR AND PWM RAMP

The oscillator frequency can be set to an internally fixed value of 350 kHz by leaving the RT pin unconnected (floating). If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor to the RT pin to ground. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$

The following table summarizes the frequency selection configurations:

| SWITCHING FREQUENCY | RT PIN | | |
|-----------------------------------|--|--|--|
| 350 kHz, internally set | Float | | |
| Externally set 280 kHz to 700 kHz | $R = 68 \text{ k}\Omega \text{ to } 180 \text{ k}\Omega$ | | |



ERROR AMPLIFIER

The high performance, wide bandwidth, voltage error amplifier sets the TPS54972 apart from most dc/dc converters. The user has a wide range of output L and C filter components to suit the particular application needs. Type 2 or type 3 compensation can be employed using external compensation components.

PWM CONTROL

Signals from the error amplifier output, oscillator and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset, and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54972 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off, and the low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

DEAD-TIME CONTROL AND MOSFET DRIVERS

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V, while the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal $2.5-\Omega$. bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

OVERCURRENT PROTECTION

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100 ns leading edge blanking circuit prevents false tripping of the current limit when the high-side switch is turning on. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

THERMAL SHUTDOWN

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault condition, and then shutting down upon reaching the thermal limit trip point. This sequence repeats until the fault condition is removed.

www.ti.com

STATUS

The status pin is an open drain output that indicates when internal conditions are sufficient for proper operation. STATUS can be coupled back to a system controller or monitor circuit to indicate that the termination or tracking regulator is ready for start-up. STATUS is high impedance when the TPS54972 is operating or ready to be enabled.

STATUS is active low if any of the following occur:

- VIN < UVLO threshold
- · VBIAS or internal reference have not settled.
- · Thermal shutdown is active.



| LOTE D | | | | | 1.66 | • | | |
|---------------------|---------------|---------|----------|------|--------|------|-----------|------------|
| NIC 1 I I I I DO 06 | e numbers of | CHITTON | VARCIAN | man | dittar | trom | nravialie | VARCIANC |
| NOIL. Faut | 5 HUHINGIS OF | CULLETT | 46121011 | πιαν | ullici | HUHH | DIEVIOUS | VCI 310113 |
| | | | | | | | | |

| Cł | nanges from Revision A (December 2002) to Revision B | Page |
|----|---|------|
| • | Changed Internal Block Diagram to remove the internal pull-up current source from ENA pin | 6 |
| • | Changed section title and description from "Grounding and PowerPAD Layout" to "PCB Layout"; added PCB layout drawing. | 9 |

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54972PWPR | HTSSOP | PWP | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS54972PWPR | HTSSOP | PWP | 28 | 2000 | 367.0 | 367.0 | 38.0 |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

| Products | Applications | |
|----------|---------------------|---------------|
| Audia | ununu ti com/ou dio | Automotivo on |

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap **TI E2E Community** e2e.ti.com