

[Sample &](#page-45-0) $\frac{1}{2}$ Buy

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

SLVS670K –JUNE 2006–REVISED DECEMBER 2015

TPS65023x Power Management IC for Li-Ion and Li-Polymer Powered Systems

- 1.7-A, 90% Efficient Step-Down Converter for
-
-
-
-
- Dynamic Voltage Management for Processor Core across the widest possible range of load currents.
- Preselectable LDO Voltage Using Two Digital Input Pins
- Externally Adjustable Reset Delay Time
- **Battery Backup Functionality**
- Separate Enable Pins for Inductive Converters
- • I²C-Compatible Serial Interface the end of the data sheet.
- • I²C[™] Setup and Hold Timing:
	-
	- TPS65023B: 100 ns
- • 85-μA Quiescent Current
- Low Ripple PFM Mode
- **Thermal Shutdown Protection**
- • 40-Pin, 5-mm × 5-mm WQFN Package

2 Applications

- Digital Media Players
- **Internet Audio Players**
- Digital Still Cameras
- **Smart Phones**
- Supply DaVinci™ DSP Family Solutions

1 Features 3 Description

The TPS65023x device is an integrated power management IC for applications powered by one
Processor Core (VDCDC1) Li-Ion or Li-Polymer cell, which require multiple power • 1.2-A, Up to 95% Efficient Step-Down Converter rails. The TPS65023x provides three highly efficient,
for System Voltage (VDCDC2) step-down converters targeted at providing the core
of the step-down converters targeted at • 1.0-A, 92% Efficient Step-Down Converter for voltage, peripheral, I/O, and memory rails in a Memory Voltage (VDCDC3) processor-based system. The core converter allows for on-the-fly voltage changes through serial • 30-mA LDO and Switch for Real Time Clock interface, allowing the system to implement dynamic (VRTC) power savings. All three step-down converters enter a 2 × 200-mA General-Purpose LDO low-power mode at light load for maximum efficiency

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at

Simplified Schematic – TPS65023: 300 ns

2 **Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback** Copyright © 2006–2015, Texas Instruments Incorporated

Table of Contents

4 Revision History

Changes from Revision G (October 2008) to Revision H Page • Changed IO(DCDC1) MAX from: 1500 mA to: 1700 mA ... [7](#page-6-4) • Added High level input voltage for the SDAT pin... [8](#page-7-3) • Changed I^O from:1500 mA MIN to 1700 mA ... [11](#page-10-2) Changed I_0 maximum from:1.5 A to: 1.7 A for VDCDC1 fixed and adjustable output voltage test condition specs. [11](#page-10-3) • Changed I^O maximum from: 1500 mA to: 1700 mA for VDCDC1 Load Regulation test condition [11](#page-10-4) Changed VDCDC1 "soft-start ramp time" spec to: "t_{Start} and t_{Ramp}" specifications with MIN TYP MAX values. [11](#page-10-5) Changed VDCDC2 "soft-start ramp time" spec To: "t_{Start} and t_{Ramp}" specifications with MIN TYP MAX values. [12](#page-11-2) Changed VDCDC3 "soft-start ramp time" spec To: " t_{Start} and t_{Ram} " specifications with MIN TYP MAX values. [13](#page-12-2) • Changed FBD graphic to show 1700 mA for DCDC1 Buck Converter .. [22](#page-21-2) • Changed text string from: "1.2 V or 1.8 V" to: "1.2 V to 1.6 V" in the STEP-DOWN CONVERTERS.,VDCDC1.... description. ... [24](#page-23-0) • Changed graphic entity to the one used in the Application Note SLVA273... [39](#page-38-2) **Changes from Revision F (July 2007) to Revision G Page** • Changed the Interrupt Management and the INT Pin section.. [28](#page-27-1) **Changes from Revision E (January 2007) to Revision F Page** • Changed text string from: "If it is tied to VCC, the default is 2.5 V" To: "If it is tied to VCC, the default is 3.3 V"............... [24](#page-23-1) **Changes from Revision D (December 2006) to Revision E Page** • Changed LDO1 output voltage range from: 3.3 to: 3.3 .. [9](#page-8-0) • Changed text string from: "VDCDC2 converter defaults to 1.8 V or 2.5 V" to: "VDCDC2 converter defaults to 1.8 V or 3.3 V".. [24](#page-23-2) **Changes from Revision C (October 2006) to Revision D Page** • Changed Typical Configuration for Ti DaVinci Processors .. [39](#page-38-2) **Changes from Revision B (June 2006) to Revision C Page** • Changed from: AD Coupled to: AD Coupled - [Figure](#page-17-0) 16 .. [17](#page-16-0) • Changed from: AD Coupled to: AD Coupled - [Figure](#page-17-1) 17 .. [18](#page-17-2) **Changes from Revision A (June 2006) to Revision B Page** • Changed from: 1.5A and 97% Efficient Step-Down to: 1.7A and 90% Efficient Step-Down.. [1](#page-0-6)

• Changed from: 6 mm × 6 mm QFN Package to: 5 mm × 5 mm QFN Package .. [1](#page-0-3) • Changed from: RHA package to: RSB package .. [5](#page-4-3) • Changed from:O(DCDC2) to: IO(DCDC1) .. [7](#page-6-4) • Changed Forward current limit - removed TBD and added values.. [11](#page-10-6) • Changed Fixed output voltage - removed TBD and added values .. [11](#page-10-7) • Changed Fixed output voltage - removed TBD and added values .. [12](#page-11-3) • Added VINDCDC3 = 3.6 V to Maximum output current ... [12](#page-11-4) • Changed Fixed output voltage - removed TBD and added values .. [13](#page-12-3)

RUMENTS

Texas
Instruments

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

Changes from Original (May 2006) to Revision A Page

4 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* Copyright © 2006–2015, Texas Instruments Incorporated

5 Description (continued)

The TPS65023x also integrates two general-purpose 200-mA LDO voltage regulators, which are enabled with an external input pin. Each LDO operates with an input voltage range from 1.5 V to 6.5 V, thus allowing them to be supplied from one of the step-down converters or directly from the battery. The default output voltage of the LDOs can be digitally set to 4 different voltage combinations using the DEFLDO1 and DEFLDO2 pins. The serial interface can be used for dynamic voltage scaling, masking interrupts, or for disabling or enabling and setting the LDO output voltages. The interface is compatible with both the fast and standard mode $I^2\tilde{C}$ specifications, allowing transfers at up to 400 kHz. The TPS65023x is available in a 40-pin WQFN package, and operates over a free-air temperature of –40°C to 85°C.

6 Pin Configuration and Functions

Pin Functions

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 5

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b) SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

Texas
Instruments

Pin Functions (continued)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute [Maximum](#page-6-1) Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended](#page-6-3) Operating [Conditions](#page-6-3)*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) When using an external resistor divider at DEFDCDC3, DEFDCDC2, and DEFDCDC1 (2) See *Application [Information](#page-36-1)* section for more information.

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 7

TRUMENTS

EXAS

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

(3) Up to 3 mA can flow into V_{CC} when all 3 converters are running in PWM. This resistor causes the UVLO threshold to be shifted accordingly.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](http://www.ti.com/lit/pdf/spra953)).

7.5 Electrical Characteristics

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

Electrical Characteristics (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

7.6 Electrical Characteristics: Supply Pins VCC, VINDCDC1, VINDCDC2, VINDCDC3

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

7.7 Electrical Characteristics: Supply Pins VBACKUP, VSYSIN, VRTC, VINLDO

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^\circ \text{C}$, unless otherwise noted.
(2) Based on the requirements for the Intel PXA270 process

Based on the requirements for the Intel PXA270 processor.

Electrical Characteristics: Supply Pins VBACKUP, VSYSIN, VRTC, VINLDO (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

7.8 Electrical Characteristics: VDCDC1 Step-Down Converter

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

TRUMENTS

EXAS

7.9 Electrical Characteristics: VDCDC2 Step-Down Converter

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

7.10 Electrical Characteristics: VDCDC3 Step-Down Converter

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

(1) Typical values are at $T_A = 25^{\circ}C$, unless otherwise noted.

Electrical Characteristics: VDCDC3 Step-Down Converter (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6 V, VBACKUP = 3 V, $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted)

7.11 I ²C Timing Requirements for TPS65023B

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 2.5 V to 5.5 V, VBACKUP = 3.0 V, T_A = -40 °C to 85 °C

TEXAS NSTRUMENTS

7.12 Typical Characteristics

16 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* Copyright © 2006–2015, Texas Instruments Incorporated

www.ti.com SLVS670K –JUNE 2006–REVISED DECEMBER 2015

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

18 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* Copyright © 2006–2015, Texas Instruments Incorporated

www.ti.com SLVS670K –JUNE 2006–REVISED DECEMBER 2015

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

20 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* Copyright © 2006–2015, Texas Instruments Incorporated

8 Detailed Description

8.1 Overview

TPS65023x has 5 regulator channels, 3 DCDCs and 2 LDOs. DCDC3 has dynamic voltage scaling feature (DVS) that allows for power reduction to CORE supplies during idle operation or overvoltage during heavy-duty operation. With DVS and 2 more DCDCs plus 2 LDOs, the TPS65023x is ideal for CORE, Memory, IO, and peripheral power for the entire system of a wide range of suitable applications.

The device incorporates enables for the DCDCs and LDOs, I²C for device control, push button, and a reset interface that complete the system and allow the TPS65023x to be adapted for different kinds of processors or FPGAs.

For noise-sensitive circuits, the DCDCs can be synchronized out of phase from one another, reducing the peak noise at the switching frequency. Each converter can be forced to operate in PWM mode to ensure constant switching frequency across the entire load range. However, for low load efficiency performance the DCDCs automatically enter PSM mode which reduces the switching frequency when the load current is low, saving power at idle operation.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 VRTC Output and Operation With or Without Backup Battery

The VRTC pin is an always-on output, intended to supply up to 30 mA to a permanently required rail (that is, for a real time clock). The TPS65023x asserts the RESPWRON signal if VRTC drops below 2.4 V. VRTC is selected from a priority scheme based on the VSYSIN and VBACKUP inputs.

When the voltage at the VSYSIN pin exceeds 2.65 V, VRTC connects to the VSYSIN input through a PMOS switch and all other paths to VRTC are disabled. The PMOS switch drops a maximum of 375 mV at 30 mA, which must be considered when using VRTC. VSYSIN can be connected to any voltage source with the appropriate input voltage, including VCC or, if set to 3.3-V output, DCDC2 or DCDC3. When VSYSIN falls below 2.65 V or shorts to ground, the PMOS switch connecting VRTC and VSYSIN opens and VRTC then connects to either VBACKUP or the output of a dedicated 3-V or 30-mA LDO.

NOTE

Texas Instruments recommends connecting VSYSIN to VCC or ground – VCC if a nonreplaceable primary cell is connected to VBACKUP and ground if the VRTC output will float.

If the PMOS switch between VSYSIN and VRTC is open and VBACKUP exceeds 2.65 V, VRTC connects to VBACKUP through a PMOS switch. The PMOS switch drops a maximum of 375 mV at 30 mA, which must be considered if using VRTC. A typical application may connect VBACKUP to a primary Li button cell, but any battery that provides a voltage between 2.65 V and 6 V (that is, a single Li-Ion cell or a single boosted NiMH battery) is acceptable, to supply the VRTC output.

NOTE

In systems with no backup battery, the VBACKUP pin must be connected to GND.

If the switches between VRTC and VSYSIN or VBACKUP are open, the dedicated 3-V or 30-mA LDO, driven from VCC, connects to VRTC. This LDO is disabled if the voltage at the VSYSIN input exceeds 2.65 V.

Inside TPS65023x there is a switch (Vmax switch) which selects the higher voltage between V_{CC} and VBACKUP. This is used as the supply voltage for some basic functions. The functions powered from the output of the Vmax switch are:

- **INT** output
- **RESPWRON** output
- **HOT_RESET** input
- LOW_BATT output
- PWRFAIL output
- Enable pins for DC-DC converters, LDO1 and LDO2
- Undervoltage lockout comparator (UVLO)
- Reference system with low frequency timing oscillators
- LOW_BATT and PWRFAIL comparators

The main 2.25-MHz oscillator, and the I²C interface are only powered from V_{CC}.

Texas **INSTRUMENTS**

Feature Description (continued)

- A. V_VSYSIN, V_VBACKUP thresholds: falling = 2.55 V, rising = 2.65 V $\pm 3\%$
- B. RESPWRON thresholds: falling = 2.4 V, rising = 2.52 V $\pm 3\%$

Figure 30. RTC and nRESPWRON

8.3.2 Step-Down Converters, VDCDC1, VDCDC2, and VDCDC3

The TPS65023x incorporates three synchronous step-down converters operating typically at 2.25-MHz, fixed frequency pulse width modulation (PWM) at moderate to heavy-load currents. At light-load currents, the converters automatically enter the power save mode (PSM), and operate with pulse frequency modulation (PFM). The VDCDC1 converter is capable of delivering 1.5-A output current, the VDCDC2 converter is capable of delivering 1.2 A and the VDCDC3 converter is capable of delivering up to 1 A.

The converter output voltages can be programmed through the DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins. The pins can either be connected to GND, VCC, or to a resistor divider between the output voltage and GND. The VDCDC1 converter defaults to 1.2 V or 1.6 V depending on the DEFDCDC1 configuration pin. If DEFDCDC1 is tied to ground, the default is 1.2 V. If it is tied to VCC, the default is 1.6 V. When the DEFDCDC1 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC1 V. See *Application [Information](#page-36-1)* for more details. The core voltage can be reprogrammed through the serial interface in the range of 0.8 V to 1.6 V with a programmable slew rate. The converter is forced into PWM operation whilst any programmed voltage change is underway, whether the voltage is being increased or decreased. The DEFCORE and DEFSLEW registers are used to program the output voltage and slew rate during voltage transitions.

The VDCDC2 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC2 configuration pin. If DEFDCDC2 is tied to ground, the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC2 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC2 V.

The VDCDC3 converter defaults to 1.8 V or 3.3 V depending on the DEFDCDC3 configuration pin. If DEFDCDC3 is tied to ground the default is 1.8 V. If it is tied to VCC, the default is 3.3 V. When the DEFDCDC3 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC3 V.

The step-down converter outputs (when enabled) are monitored by power-good (PG) comparators, the outputs of which are available through the serial interface. The outputs of the DC-DC converters can be optionally discharged through on-chip 300- $Ω$ resistors when the DC-DC converters are disabled.

During PWM operation, the converters use a unique fast response voltage mode controller scheme with input voltage feedforward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on. The inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch if the current limit of the P-channel switch is exceeded. After the adaptive dead-time used to prevent shoot through current, the N-channel MOSFET rectifier is turned on, and the inductor current ramps down. The next cycle is initiated by the clock signal, again turning off the N-channel rectifier and turning on the P-channel switch.

The three DC-DC converters operate synchronized to each other with the VDCDC1 converter as the master. A 180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3 switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the VDCDC1 converter regulates a Li-Ion battery voltage of 3.7 V to 1.2 V, the VDCDC2 converter from 3.7 V to 1.8 V, and the VDCDC3 converter from 3.7 V to 3.3 V. The phase of the three converters can be changed using the CON_CTRL register.

8.3.3 Power Save Mode Operation

As the load current decreases, the converters enter the power save mode operation. During PSM, the converters operate in a burst mode (PFM mode) with a frequency between 750 kHz and 2.25 MHz, nominal for one burst cycle. However, the frequency between different burst cycles depends on the actual load current and is typically far less than the switching frequency with a minimum quiescent current to maintain high efficiency.

To optimize the converter efficiency at light load, the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then PSM is entered. The typical threshold to enter PSM is calculated as shown in [Equation](#page-24-0) 1, [Equation](#page-24-1) 2 and [Equation](#page-24-2) 3.

$$
I_{PFMDCDC1} \text{ enter} = \frac{VINDCDC1}{24 \Omega} \tag{1}
$$
\n
$$
I_{PFMDCDC2} \text{ enter} = \frac{VINDCDC2}{26 \Omega} \tag{2}
$$
\n
$$
I_{PFMDCDC3} \text{ enter} = \frac{VINDCDC3}{39 \Omega} \tag{3}
$$

During the PSM the output voltage is monitored with a comparator, and by maximum skip burst width. As the output voltage falls below the threshold, set to the nominal V_O , the P-channel switch turns on and the converter effectively delivers a constant current defined in [Equation](#page-24-3) 4, [Equation](#page-24-4) 5 and [Equation](#page-24-5) 6.

$$
I_{PFMDCDC1} \text{ leave} = \frac{VINDCDC1}{18 \Omega} \tag{4}
$$
\n
$$
I_{PFMDCDC2} \text{ leave} = \frac{VINDCDC2}{20 \Omega} \tag{5}
$$
\n
$$
I_{PFMDCDC3} \text{ leave} = \frac{VINDCDC3}{29 \Omega} \tag{6}
$$

If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to PWM mode if either of the following conditions are met:

- 1. the output voltage drops 2% below the nominal V_O due to increasing load current
- 2. the PFM burst time exceeds 16×1 /fs (7.11 µs typical).

These control methods reduce the quiescent current to typically 14 μA per converter, and the switching activity to a minimum, thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal output voltage at light-load current results in a low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor. Increasing capacitor values makes the output ripple tend to zero. The PSM is disabled through the I²C interface to force the individual converters to stay in fixed frequency PWM mode.

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 25

8.3.4 Low Ripple Mode

Setting bit 3 in register CON-CTRL to 1 enables the low ripple mode for all of the DC-DC converters if operated in PFM mode. For an output current less than approximately 10 mA, the output voltage ripple in PFM mode is reduced, depending on the actual load current. The lower the actual output current on the converter, the lower the output ripple voltage. For an output current above 10 mA, there is only minor difference in output voltage ripple between PFM mode and low ripple PFM mode. As this feature also increases switching frequency, it is used to keep the switching frequency above the audible range in PFM mode down to a low output current.

8.3.5 Soft-Start

Each of the three converters has an internal soft-start circuit that limits the inrush current during start-up. The soft-start is realized by using a low current to initially charge the internal compensation capacitor. The soft-start time is typically 750 μs if the output voltage ramps from 5% to 95% of the final target value. If the output is already precharged to some voltage when the converter is enabled, then this time is reduced proportionally. There is a short delay of typically 170 μs between the converter being enabled and switching activity actually starting. This allows the converter to bias itself properly, to recognize if the output is precharged, and if so to prevent discharging of the output while the internal soft-start ramp catches up with the output voltage.

8.3.6 100% Duty Cycle Low Dropout Operation

The TPS65023x converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage required to maintain DC regulation depends on the load current and output voltage. It is calculated in [Equation](#page-25-0) 7.

$$
Vin_{min} = Vout_{min} + Iout_{max} \times (r_{DS(on)}max + R_L)
$$

where

- $Iout_{max}$ = maximum load current (Note: ripple current in the inductor is zero under these conditions)
- $r_{DS(on)}$ max = maximum P-channel switch $r_{DS(on)}$
- R_1 = DC resistance of the inductor
- $Vout_{min}$ = nominal output voltage minus 2% tolerance limit (7)

8.3.7 Active Discharge When Disabled

When the VDCDC1, VDCDC2, and VDCDC3 converters are disabled, due to an UVLO, DCDC EN or OVERTEMP condition, it is possible to actively pull down the outputs. This feature is disabled per default and is individually enabled through the CON_CTRL2 register in the serial interface. When this feature is enabled, the VDCDC1, VDCDC2, and VDCDC3 outputs are discharged by a 300-Ω (typical) load which is active as long as the converters are disabled.

8.3.8 Power-Good Monitoring

All three step-down converters and both the LDO1 and LDO2 linear regulators have power-good comparators. Each comparator indicates when the relevant output voltage has dropped 10% below its target value with 5% hysteresis. The outputs of these comparators are available in the PGOODZ register through the serial interface. An interrupt is generated when any voltage rail drops below the 10% threshold. The comparators are disabled when the converters are disabled and the relevant PGOODZ register bits indicate that power is good.

8.3.9 Low-Dropout Voltage Regulators

The low-dropout voltage regulators are designed to operate well with low-value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 300 mV at rated output current. Each LDO supports a current limit feature. Both LDOs are enabled by the LDO_EN pin, both LDOs can be disabled or programmed through the serial interface using the REG_CTRL and LDO CTRL registers. The LDOs also have reverse conduction prevention. This allows the possibility to connect external regulators in parallel in systems with a backup battery. The TPS65023x step-down and LDO voltage regulators automatically power down when the V_{CC} voltage drops below the UVLO threshold or when the junction temperature rises above 160°C.

8.3.10 Undervoltage Lockout

The undervoltage lockout circuit for the five regulators on the TPS65023x prevents the device from malfunctioning at low-input voltages and from excessive discharge of the battery. It disables the converters and LDOs. The UVLO circuit monitors the VCC pin, the threshold is set internally to 2.35 V with 5% (120 mV) hysteresis. When any of the DC-DC converters are running, there is an input current at the VCC pin, which is up to 3 mA when all three converters are running in PWM mode. Consider this current if an external RC filter is used at the VCC pin to remove switching noise from the TPS65023x internal analog circuitry supply.

8.3.11 Power-Up Sequencing

The TPS65023x power-up sequencing is designed to be entirely flexible and customer driven. This is achieved by providing separate enable pins for each switch-mode converter, and a common enable signal for the LDOs. The relevant control pins are described in [Table](#page-26-1) 2.

PIN NAME	VO	FUNCTION
DEFDCDC3		Defines the default voltage of the VDCDC3 switching converter. DEFDCDC3 = 0 defaults VDCDC3 to 1.8 V, DEFDCDC3 = VCC defaults VDCDC3 to 3.3 V.
DEFDCDC2		Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8 V, DEFDCDC2 = VCC defaults VDCDC2 to 3.3 V.
DEFDCDC1		Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 1.2 V, DEFDCDC1 = VCC defaults VDCDC1 to 1.6 V.
DCDC3_EN		Set DCDC3 $EN = 0$ to disable and DCDC3 $EN = 1$ to enable the VDCDC3 converter
DCDC2 EN		Set DCDC2 $EN = 0$ to disable and DCDC2 $EN = 1$ to enable the VDCDC2 converter
DCDC1 EN		Set DCDC1 $EN = 0$ to disable and DCDC1 $EN = 1$ to enable the VDCDC1 converter
HOT RESET		The HOT RESET pin generates a reset (RESPWRON) for the processor. HOT RESET does not alter any TPS65023x settings except the output voltage of VDCDC1. Activating HOT RESET sets the voltage of VDCDC1 to its default value defined with the DEFDCDC1 pin. HOT_RESET is internally de-bounced by the TPS65023x.
RESPWRON	\circ	RESPWRON is held low when power is initially applied to the TPS65023x. The VRTC voltage is monitored: RESWPRON is low when VRTC < 2.4 V and remains low for a time defined by the external capacitor at the TRESPWRON pin. RESPWRON can also be forced low by activation of the HOT_RESET pin.
TRESPWRON		Connect a capacitor here to define the RESET time at the RESPWRON pin (1 nF typically gives 100 ms).

Table 2. Control Pins and Status Outputs for DC–DC Converters

8.4 Device Functional Modes

The TPS6502x devices are either in the ON or the OFF mode. The OFF mode is entered when the voltage on VCC is below the UVLO threshold, 2.35 V (typically). Once the voltage at VCC has increased above UVLO, the device enters ON mode. In the ON mode, the DCDCs and LDOs are available for use.

NSTRUMENTS

8.5 Programming

8.5.1 System Reset + Control Signals

The RESPWRON signal can be used as a global reset for the application. It is an open-drain output. The RESPWRON signal is generated according to the power-good comparator of VRTC, and remains low for tnrespwron seconds after VRTC has risen above 2.52 V (falling threshold is 2.4 V, 5% hysteresis). t_{hrespwron} is set by an external capacitor at the TRESPWRON pin. 1 nF gives typically 100 ms. RESPWRON is also triggered by the HOT_RESET input. This input is internally debounced, with a filter time of typically 30 ms.

The PWRFAIL and LOW_BAT signals are generated by two voltage detectors using the PWRFAIL_SNS and LOWBAT SNS input signals. Each input signal is compared to a 1-V threshold (falling edge) with 5% (50 mV) hysteresis.

The DCDC1 converter is reset to its default output voltage defined by the DEFDCDC1 input, when HOT_RESET is asserted. Other I²C registers are not affected. Generally, the DCDC1 converter is set to its default voltage with one of these conditions: HOT_RESET active, VRTC lower than its threshold voltage, undervoltage lockout (UVLO) condition, or RESPWRON active.

8.5.1.1 DEFLDO1 and DEFLDO2

These two pins are used to set the default output voltage of the two 200-mA LDOs. The digital value applied to the pins is latched during power up and determines the initial output voltage according to [Table](#page-27-2) 3. The voltage of both LDOs can be changed during operation with the I²C interface as described in the interface description.

Table 3. LDO1 and LDO2 Default Voltage Options

8.5.1.2 Interrupt Management and the INT Pin

The INT pin combines the outputs of the PGOOD comparators from each DC–DC converter and the LDOs. The $\overline{\text{INT}}$ pin is used as a POWER_OK pin to indicate when all enabled supplies are in regulation. The $\overline{\text{INT}}$ pin remains active (low state) during power up as long as all enabled power rails are below their regulation limit. Once the last enabled power rail is within regulation, the INT pin transitions to a high state.

During operation, if one of the enabled supplies goes out of regulation, INT transitions to a low state, and the corresponding bit in the PGOODZ register goes high. If the supply goes back to its regulation limits, $\overline{\text{INT}}$ transitions back to a high state.

While $\overline{\text{INT}}$ is in an active-low state, reading the PGOODZ register through the I²C bus forces $\overline{\text{INT}}$ into a high-Z state. Because this pin requires an external pullup resistor, the INT pin transitions to a logic high state even though the supply in question is still out of regulation. The corresponding bit in the PGOODZ register still indicates that the power rail is out of regulation.

Interrupts can be masked using the MASK register; default operation is not to mask any DCDC or LDO interrupts because this provides the POWER_OK function. If none of the DCDC converters or LDos are enabled, /INT defaults to a low state independently of the settings of the MASK register.

8.5.2 Serial Interface

The serial interface is compatible with the standard and fast mode I²C specifications, allowing transfers at up to 400 kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements and charger status to be monitored. Register contents remain intact as long as V_{CC} remains above 2 V. The TPS65023x has a 7-bit address: 1001000, other addresses are available upon contact with the factory. Attempting to read data from the register addresses not listed in this section results in FFh being read out.

For normal data transfer, DATA is allowed to change only when CLK is low. Changes when CLK is high are reserved for indicating the start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high. There is one clock pulse per bit of data. Each data transfer is initiated with a start condition and terminated with a stop condition. When addressed, the TPS65023x device generates an acknowledge bit after the reception of each byte. The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge bit. The TPS65023x device must pull down the DATA line during the acknowledge clock pulse so that the DATA line is a stable low during the high period of the acknowledge clock pulse. The DATA line is a stable low during the high period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read operations, a master must signal the end of data to the slave by not generating an acknowledge bit on the last byte that was clocked out of the slave. In this case, the slave TPS65023x device must leave the data line high to enable the master to generate the stop condition. See *I ²C Timing [Requirements](#page-12-0) for TPS65023B* for more information.

Figure 31. Bit Transfer on the Serial Interface

INSTRUMENTS **[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)** SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com SCLK** \blacksquare **SDAT** ۰ **A6 A0 R/W ACK R7 R0 ACK A6 A0 R/W ACK D7 D0 ACK 0 0 0 0 1 Slave** Slave Address **Similar Register R Master Start Drives Address Drives the Data ACK and Stop**

Start Figure 34. Serial I/F READ from TPS65023x: Protocol A

Repeated

Figure 35. Serial I/F READ from TPS65023x: Protocol B

30 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* Copyright © 2006–2015, Texas Instruments Incorporated

Stop

÷

Texas

8.6 Register Maps

8.6.1 VERSION Register Address: 00h (Read Only)

Table 4. VERSION Register

8.6.2 PGOODZ Register Address: 01h (Read Only)

Table 5. PGOODZ Register

Bit 7 PWRFAILZ:

- 0 = indicates that the PWRFAIL_SNS input voltage is above the 1-V threshold.
- 1 = indicates that the PWRFAIL_SNS input voltage is below the 1-V threshold.

Bit 6 LOWBATTZ:

- $0 =$ indicates that the LOWBATT SNS input voltage is above the 1-V threshold.
- 1 = indicates that the LOWBATT_SNS input voltage is below the 1-V threshold.

Bit 5 PGOODZ VDCDC1:

- 0 = indicates that the VDCDC1 converter output voltage is within its nominal range. This bit is zero if the VDCDC1 converter is disabled.
- 1 = indicates that the VDCDC1 converter output voltage is below its target regulation voltage

Bit 4 PGOODZ VDCDC2:

- 0 = indicates that the VDCDC2 converter output voltage is within its nominal range. This bit is zero if the VDCDC2 converter is disabled.
- 1 = indicates that the VDCDC2 converter output voltage is below its target regulation voltage

Bit 3 PGOODZ VDCDC3:

- 0 = indicates that the VDCDC3 converter output voltage is within its nominal range. This bit is zero if the VDCDC3 converter is disabled and during a DVM controlled output voltage transition
- 1 = indicates that the VDCDC3 converter output voltage is below its target regulation voltage

Bit 2 PGOODZ LDO2:

- 0 = indicates that the LDO2 output voltage is within its nominal range. This bit is zero if LDO2 is disabled.
- 1 = indicates that LDO2 output voltage is below its target regulation voltage

Bit 1 PGOODZ LDO1

- $0 =$ indicates that the LDO1 output voltage is within its nominal range. This bit is zero if LDO1 is disabled.
- 1 = indicates that the LDO1 output voltage is below its target regulation voltage

STRUMENTS

8.6.3 MASK Register Address: 02h (Read and Write), Default Value: C0h

Table 6. MASK Register

The MASK register can be used to mask particular fault conditions from appearing at the INT pin. MASK $\langle n \rangle$ = 1 masks PGOODZ<n>.

8.6.4 REG_CTRL Register Address: 03h (Read and Write), Default Value: FFh

The REG_CTRL register is used to disable or enable the power supplies through the serial interface. The contents of the register are logically AND'ed with the enable pins to determine the state of the supplies. A UVLO condition resets the REG_CTRL to 0xFF, so the state of the supplies defaults to the state of the enable pin. The REG_CTRL bits are automatically reset to default when the corresponding enable pin is low.

Table 7. REG_CTRL Register

Bit 5 VDCDC1 ENABLE

DCDC1 Enable. This bit is logically AND'ed with the state of the DCDC1_EN pin to turn on the DCDC1 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC1_EN is pulled to GND, allowing DCDC1 to turn on when DCDC1_EN returns high.

Bit 4 VDCDC2 ENABLE

DCDC2 Enable. This bit is logically AND'ed with the state of the DCDC2_EN pin to turn on the DCDC2 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC2 EN is pulled to GND, allowing DCDC2 to turn on when DCDC₂ EN returns high.

Bit 3 VDCDC3 ENABLE

DCDC3 Enable. This bit is logically AND'ed with the state of the DCDC3_EN pin to turn on the DCDC3 converter. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin DCDC3 EN is pulled to GND, allowing DCDC3 to turn on when DCDC3_EN returns high.

Bit 2 LDO2 ENABLE

LDO2 Enable. This bit is logically AND'ed with the state of the LDO2_EN pin to turn on LDO2. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin LDO EN is pulled to GND, allowing LDO2 to turn on when LDO EN returns high.

Bit 1 LDO1 ENABLE

LDO1 Enable. This bit is logically AND'ed with the state of the LDO1 EN pin to turn on LDO1. Reset to 1 by a UVLO condition, the bit can be written to 0 or 1 through the serial interface. The bit is reset to 1 when the pin LDO_EN is pulled to GND, allowing LDO1 to turn on when LDO_EN returns high.

8.6.5 CON_CTRL Register Address: 04h (Read and Write), Default Value: B1h

Table 8. CON_CTRL Register

The CON_CTRL register is used to force any or all of the converters into forced PWM operation, when low output voltage ripple is vital. It is also used to control the phase shift between the three converters to minimize the input rms current, hence reduce the required input blocking capacitance. The DCDC1 converter is taken as the reference and consequently has a fixed zero phase shift.

DEDC2 CONVERTER **CONVERTER DEDCALL CONTRUGS CONTRUGS DELAYED BY DELAYED BY DELAYED BY** 00 zero 00 zero 01 1/4 cycle 01 1/4 cycle 10 1/2 cycle 10 1/2 cycle 11 1 3/4 cycle 11 1 3/4 cycle

Table 9. DCDC2 and DCDC3 Phase Delay

Bit 3 LOW RIPPLE:

- $0 =$ PFM mode operation optimized for high efficiency for all converters
- 1 = PFM mode operation optimized for low output voltage ripple for all converters

Bit 2 FPWM DCDC2:

- 0 = DCDC2 converter operates in PWM / PFM mode
- 1 = DCDC2 converter is forced into fixed frequency PWM mode

Bit 1 FPWM DCDC1:

- 0 = DCDC1 converter operates in PWM / PFM mode
- 1 = DCDC1 converter is forced into fixed frequency PWM mode
- Bit 0 FPWM DCDC3:
	- 0 = DCDC3 converter operates in PWM / PFM mode
	- 1 = DCDC3 converter is forced into fixed frequency PWM mode

8.6.6 CON_CTRL2 Register Address: 05h (Read and Write), Default Value: 40h

Table 10. CON_CTRL2 Register

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 33

The CON_CTRL2 register can be used to take control the inductive converters.

RESET(1): CON_CTRL2[6] is reset to its default value by one of these events:

- undervoltage lockout (UVLO)
- **HOT_RESET** pulled low
- **RESPWRON** active
- VRTC below threshold

Bit 7 GO:

- $0 =$ no change in the output voltage for the DCDC1 converter
- 1 = the output voltage of the DCDC1 converter is changed to the value defined in DEFCORE with the slew rate defined in DEFSLEW. This bit is automatically cleared when the DVM transition is complete. The transition is considered complete in this case when the desired output voltage code has been reached, not when the VDCDC1 output voltage is actually in regulation at the desired voltage.
- Bit 6 CORE ADJ Allowed:
	- $0 =$ the output voltage is set with the $1²C$ register
	- 1 = DEFDCDC1 is either connected to GND or VCC or an external voltage divider. When connected to GND or VCC, VDCDC1 defaults to 1.2 V or 1.6 V respectively at start-up
- Bit $2-0$ $0=$ the output capacitor of the associated converter is not actively discharged when the converter is disabled
	- 1 = the output capacitor of the associated converter is actively discharged when the converter is disabled. This decreases the fall time of the output voltage at light load

8.6.7 DEFCORE Register Address: 06h (Read and Write), Default Value: 14h/1Eh

Table 11. DEFCORE Register

RESET(1): DEFCORE is reset to its default value by one of these events:

- undervoltage lockout (UVLO)
- HOT_RESET pulled low
- **RESPWRON** active
- VRTC below threshold

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

www.ti.com SLVS670K –JUNE 2006–REVISED DECEMBER 2015

Table 12. DCDC3 DVS Voltages

8.6.8 DEFSLEW Register Address: 07h (Read and Write), Default Value: 06h

Table 13. DEFSLEW Register

Table 14. DCDC3 DVS Slew Rate

8.6.9 LDO_CTRL Register Address: 08h (Read and Write), Default Value: Set with DEFLDO1 and DEFLDO2

Table 15. LDO_CTRL Register

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 35

The LDO_CTRL registers are used to set the output voltage of LDO1 and LDO2. LDO_CTRL[7] and LDO_CTRL[3] are reserved and must always be written to **0**.

The default voltage is set with DEFLDO1 and DEFLDO2 pins as described in [Table](#page-35-0) 16.

Table 16. LDO2 and LDO3 I2C Voltage Options

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Input Voltage Connection

The low power section of the control circuit for the step-down converters DCDC1, DCDC2, and DCDC3 is supplied by the VCC pin while the circuitry with high power such as the power stage is powered from the VINDCDC1, VINDCDC2, and VINDCDC3 pins. For proper operation of the step-down converters, VINDCDC1, VINDCDC2, VNDCDC3, and VCC must be tied to the same voltage rail. Step-down converters that are plannned to be not used, still need to be powered from their input pin on the same rails than the other step-down converters and VCC.

LDO1 and LDO2 share a supply voltage pin which can be powered from the V_{CC} rails or from a voltage lower than V_{CC} , for example, the output of one of the step-down converters as long as it is operated within the input voltage range of the LDOs. If both LDOs are not used, the VINLDO pin can be tied to GND.

9.1.2 Unused Regulators

In case a step-down converter is not used, its input supply voltage pin VINDCDCx still needs to be connected to the V_{CC} rail along with supply input of the other step-down converters. TI recommends closing the control loop such that an inductor and output capacitor is added in the same way as it would be when operated normally. If one of the LDOs is not used, its output capacitor must be added as well. If both LDOs are not used, the input supply pin as well as the output pins of the LDOs (VINLDO, VLDO1, VLDO2) must be tied to GND.

9.1.3 Reset Condition of DCDC1

If DEFDCDC1 is connected to ground and DCDC1_EN is pulled high after VINDCDC1 is applied, the output voltage of DCDC1 defaults to 1.225 V instead of 1.2 V (high by 2%). [Figure](#page-36-3) 36 illustrates the problem.

SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

EXAS **STRUMENTS**

Application Information (continued)

One workaround is to tie DCDC1_EN to VINDCDC1 ([Figure](#page-37-0) 37).

Another workaround is to write the correct voltage to the DEF_CORE register through I²C. This can be done before or after the converter is enabled. If written before the enable, the only bit changed is DEF_CORE[0]. The voltage is 1.2 V, however, when the enable is pulled high [\(Figure](#page-37-1) 38).

Figure 38. Workaround 2

A third workaround is to generate a HOT_RESET after enabling DCDC1 [\(Figure](#page-37-2) 39)

Application Information (continued)

Table 17. Changes of TPS65023B vs TPS65023

9.2 Typical Application

Figure 40. Typical Configuration for the Texas Instruments® TMS320DM644x DaVinci Processors

9.2.1 Design Requirements

The TPS6502x devices have only a few design requirements. Use the following parameters for the design examples:

- 1- μ F bypass capacitor on VCC, located as close as possible to the VCC pin to ground
- VCC and VINDCDCx must be connected to the same voltage supply with minimal voltage difference.
- Input capacitors must be present on the VINDCDCx and VIN_LDO supplies if used
- Output inductor and capacitors must be used on the outputs of the DC–DC converters if used
- Output capacitors must be used on the outputs of the LDOs if used

Copyright © 2006–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS670K&partnum=TPS65023) Feedback* 39

Typical Application (continued)

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection for the DC-DC Converters

Each of the converters in the TPS65023x typically use a 2.2-μH output inductor. Larger or smaller inductor values are used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest DC resistance must be selected for highest efficiency.

For a fast transient response, a 2.2-μH inductor in combination with a 22-μF output capacitor is recommended.

[Equation](#page-39-1) 8 calculates the maximum inductor current under static load conditions. The saturation current of the inductor must be rated higher than the maximum inductor current as calculated with [Equation](#page-39-1) 8. This is needed because during heavy load transient the inductor current rises above the calculated value.

$$
\Delta I_{L} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{L \times f}
$$
\n
$$
I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}
$$
\n(8)

where

- f = Switching Frequency (2.25 MHz typical)
- \bullet L = Inductor Value
- ΔI_1 = Peak-to-Peak inductor ripple current
- $I_{LMAX} =$ Maximum Inductor current (9)

The highest inductor current occurs at maximum Vin.

Open-core inductors have a soft saturation characteristic, and they can usually handle higher inductor currents versus a comparable shielded inductor.

A conservative approach is to select the inductor current rating just for the maximum switch current of the TPS65023x (2 A for the VDCDC1 and VDCDC2 converters, and 1.5 A for the VDCDC3 converter). The core material from inductor to inductor differs and has an impact on the efficiency especially at high switching frequencies.

See [Table](#page-39-2) 18 and the typical applications for possible inductors.

Table 18. Tested Inductors

9.2.2.2 Output Capacitor Selection

The advanced fast response voltage mode control scheme of the inductive converters implemented in the TPS65023x allow the use of small ceramic capacitors with a typical value of 10 μF for each converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. See [Table](#page-40-4) 19 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated in [Equation](#page-40-5) 10.

EXAS

$$
I_{\text{RMSCout}} = V_{\text{out}} \times \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}
$$

At nominal load current, the inductive converters operate in PWM mode. The overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$
\Delta V_{\text{out}} = V_{\text{out}} \times \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \times f} \times \left(\frac{1}{8 \times C_{\text{out}} \times f} + \text{ESR}\right)
$$

where

• The highest output voltage ripple occurs at the highest input voltage Vin (11)

(10)

At light load currents, the converters operate in PSM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

9.2.2.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. Each DC-DC converter requires a 10-μF ceramic input capacitor on its input pin VINDCDCx. The input capacitor is increased without any limit for better input voltage filtering. The VCC pin is separated from the input for the DC-DC converters. A filter resistor of up to 10R and a 1-μF capacitor is used for decoupling the VCC pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow through this resistor into the VCC pin when all converters are running in PWM mode.

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER	COMMENTS
$22 \mu F$	1206	TDK C3216X5R0J226M	Ceramic
$22 \mu F$	1206	Taiyo Yuden JMK316BJ226ML	Ceramic
$22 \mu F$	0805	TDK C2012X5R0J226MT	Ceramic
$22 \mu F$	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
$10 \mu F$	0805	Taiyo Yuden JMK212BJ106M	Ceramic
$10 \mu F$	0805	TDK C2012X5R0J106M	Ceramic

Table 19. Possible Capacitors

9.2.2.4 Output Voltage Selection

The DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins are used to set the output voltage for each step-down converter. See [Table](#page-40-2) 20 for the default voltages if the pins are pulled to GND or to VCC. If a different voltage is needed, an external resistor divider can be added to the DEFDCDCx pin as shown in [Figure](#page-41-0) 41.

The output voltage of VDCDC1 is set with the I²C interface. If the voltage is changed from the default, using the DEFCORE register, the output voltage only depends on the register value. Any resistor divider at DEFDCDC1 does not change the voltage set with the register.

PIN	LEVEL	DEFAULT OUTPUT VOLTAGE
DEFDCDC1	VCC	1.6V
	GND	1.2V
DEFDCDC2	VCC	3.3V
	GND	1.8V
	VCC	3.3V
DEFDCDC3	GND	1.8V

Table 20. DCDC1, DCDC2, and DCDC3 Default Voltage Levels

Using an external resistor divider at DEFDCDCx:

Figure 41. External Resistor Divider

When a resistor divider is connected to DEFDCDCx, the output voltage can be set from 0.6 V up to the input voltage V_(bat). The total resistance (R1 + R2) of the voltage divider must be kept in the 1-MR range to maintain a high efficiency at light load.

$$
V_{(DEFDCDCx)} = 0.6 V
$$

$$
V_{OUT} = V_{DEFDCDCx} \times \frac{R1 + R2}{R2} \qquad R1 = R2 \times \left(\frac{V_{OUT}}{V_{DEFDCDCx}}\right) - R2
$$
\n(12)

9.2.2.5 VRTC Output

It is required that a 4.7-μF (minimum) capacitor be added to the VRTC pin even if the output is not used.

9.2.2.6 LDO1 and LDO2

 $V_{\text{OUT}} = V_{\text{DEFDCDCx}} \times \frac{R1 + R2}{R2}$ R1 = R2 x

5 VRTC Output

equired that a 4.7-µF (minimum) capacitor be added to

6 LDO1 and LDO2

LDOs in the TPS65023x are general-purpose LDOs

een 1 V and 3.3 V using the l²C inter The LDOs in the TPS65023x are general-purpose LDOs which are stable using ceramics capacitors. The minimum output capacitor required is 2.2 μF. The LDOs output voltage can be changed to different voltages between 1 V and 3.3 V using the I²C interface. Therefore, they can also be used as general-purpose LDOs in applications powering processors different from DaVinci. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to connect the lowest voltage available in the system and provides the highest efficiency.

9.2.2.7 TRESPWRON

This is the input to a capacitor that defines the reset delay time after the voltage at VRTC rises above 2.52 V. The timing is generated by charging and discharging the capacitor with a current of 2 μA between a threshold of 0.25 V and 1 V for 128 cycles. A 1-nF capacitor gives a delay time of 100 ms.

While there is no real upper and lower limit for the capacitor connected to TRESPWRON, TI recommends not leaving signal pins open.

$$
t_{(\text{reset})}
$$
 = 2 x 128 x $\left(\frac{(1 \text{ V} - 0.25 \text{ V}) \times C_{(\text{reset})}}{2 \mu A}\right)$

where

- $t_{\text{(reset)}}$ is the reset delay time
- C_(reset) is the capacitor connected to the TRESPWRON pin (13)

The minimum and maximum values for the timing parameters called ICONST (2 uA), TRESPWRON_UPTH (1 V), and TRESPWRON_LOWTH (0.25 V) can be found under *Electrical [Characteristics](#page-7-1)*.

9.2.2.8 VCC Filter

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b) www.ti.com SLVS670K –JUNE 2006–REVISED DECEMBER 2015

An RC filter connected at the VCC input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of 1 R and 1 μF is used to filter the switching spikes, generated by the DC-DC converters. A larger resistor than 10 R must not be used because the current into VCC of up to 3 mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at VCC internally to switch off too early.

9.2.3 Application Curves

Graphs were taken using the EVM with the following inductor and output capacitor combinations:

SLVS670K –JUNE 2006–REVISED DECEMBER 2015 **www.ti.com**

[TPS65023](http://www.ti.com/product/tps65023?qgpn=tps65023), [TPS65023B](http://www.ti.com/product/tps65023b?qgpn=tps65023b)

10 Power Supply Recommendations

10.1 Requirements for Supply Voltages Below 3.0 V

For a supply voltage on pins V_{cc} , VINDCDC1, VINDCDC2, and VINDCDC3 below 3.0 V, TI recommends enabling the DCDC1, DCDC2, and DCDC3 converters in sequence. If all 3 step-down converters are enabled at the same time while the supply voltage is close to the internal reset detection threshold, a reset may be generated during power-up. Therefore TI recommends enabling the DC-DC converters in sequence. This can be done by driving one or two of the enable pins with a RC delay or by driving the enable pin by the output voltage of one of the other step-down converters. If a voltage above 3.0 V is applied on pin VBACKUP while V_{CC} and VINDCDCx is below 3.0 V, there is no restriction in the power-up sequencing as VBACKUP will be used to power the internal circuitry.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Take care in board layout to get the specified performance. If the layout is not carefully done, the regulators may show poor line, load regulation, or both, along with stability issues and EMI problems. It is critical to provide a low impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitors must be placed as close as possible to the IC pins as well as the inductor and output capacitor.

For TPS65023x, connect the PGND pins of the device to the PowerPAD land of the PCB and connect the analog ground connections (AGND) to the PGND at the PowerPAD. It is essential to provide a good thermal and electrical connection of all GND pins using multiple vias to the GND-plane. Keep the common path to the AGND pins, which returns the small signal components, and the high current of the output capacitors as short as possible to avoid ground noise. The VDCDCx line must be connected right to the output capacitor and routed away from noisy components and traces (for example, the L1, L2, and L3 traces).

11.2 Layout Example

Figure 45. Layout Example of a DC–DC Converter

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 21. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

DaVinci, PowerPAD, E2E are trademarks of Texas Instruments. I²C is a trademark of NXP Semiconductors. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated