

SLUS848A-MAY 2008-REVISED APRIL 2009

1A, LI-ION, LI-POL BATTERY CHARGER WITH ADJUSTABLE BATTERY VOLTAGE

FEATURES

www.ti.com

- Pin Select Battery Voltage (4.06V/4.2V)
- Integrated Power FET and Current Sensor for Up to 1A Charge Applications From AC Adapter
- Precharge Conditioning With Safety Timer
- Charge and Power-Good Status Output
- Automatic Sleep Mode for Low Power Consumption
- Integrated Charge-Current Monitor
- Fixed 7-Hour Fast Charge Safety Timer
- Ideal for Low-Dropout Charger Designs for Single-Cell Li-Ion or Li-Pol Packs in Space-Limited Portable Applications
- Small 3-mm × 3-mm SON Package


APPLICATIONS

- PDAs, MP3 Players
- Digital Cameras
- Internet Appliances
- Smartphones

DESCRIPTION

The bq24083 is highly integrated and flexible Li-Ion linear charge device targeted at space-limited charger applications. It offers an integrated power FET and current sensor, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device. An external resistor sets the magnitude of the charge current. The bq24083 has an option of two output battery charge voltages: 4.06 V and 4.2 V.

The device charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The device automatically restarts the charge if the battery voltage falls below an internal threshold. The device automatically enters sleep mode when the ac adapter is removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

bq24083

SLUS848A-MAY 2008-REVISED APRIL 2009

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

Тյ	CHARGE REGULATION VOLTAGE (V)	FUNCTIONS	FAST-CHARGE TIMER (HOURS)	PART NUMBER ⁽¹⁾⁽²⁾	MARKINGS
40°C to 125°C	4.2/ 4.06		7	bq24083DRCT	CFZ
–40°C to 125°C	4.2/ 4.06	CE , PG, and VBSEL	7	bq24083DRCR	072

(1) The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DISSIPATION RATINGS

PACKAGE			T _A < 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 40°C
DRC ⁽¹⁾	46.87 °C/W	4.95 °C/W	1.5 W	0.021 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2- x 3-via matrix.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			VALUE	UNIT
VI	Input voltage ⁽²⁾	IN, CE, ISET, OUT, PG, STAT1, STAT2, VBSEL	–0.3 to 7	V
	Output sink/source current	STAT1, STAT2, PG	15	mA
	Output current	OUT	1.5	А
T _A	Operating free-air temperature ra	inge	40 to 125	°C
TJ	Junction temperature range	-40 to 125	°C	
T _{stg}	Storage temperature		-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to V_{SS} .

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	6.5	V
TJ	Operating junction temperature range	0	125	°C



ELECTRICAL CHARACTERISTICS

over $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	RRENT		L			
I _{CC(VCC)}	V _{CC} current	V _{CC} > V _{CC(min)}		1.2	2	mA
I _{CC(SLP)}	Sleep current	Sum of currents into OUT pin, $V_{CC} < V_{(SLP)}$		2	5	
I _{CC(STBY)}	Standby current	<u>CE</u> = High, 0°C ≤ T _J ≤ 85°C			150	μA
I _{IB(OUT)}	Input current on OUT pin	Charge DONE, $V_{CC} > V_{CC(MIN)}$		1	5	
	REGULATION $V_{O(REG)} + V_{(DO-MAX)} \le V_{CC}$, I	$(\text{TERM}) < I_{O(OUT)} \le 1 \text{ A}$				
.,		VBSEL = HI		4.06		
V _{O(REG)}	Output voltage	VBSEL = LO		4.2		V
		$T_A = 25^{\circ}C$	-0.35%		0.35%	
	Voltage regulation accuracy		-1%		1%	
V _(DO)	Dropout voltage (V _(IN) - V _(OUT))			350	500	mV
CURRENT	REGULATION	· · · · · · · · · · · · · · · · · · ·				
I _{O(OUT)}	Output current range ⁽¹⁾	$V_{I(OUT)} > V_{(LOWV)},$ $V_{I(IN)} - V_{I(OUT)} > V_{(DO)}, V_{CC} \ge 4.5 \text{ V}$	50		1000	mA
V _(SET)	Output current set voltage	Voltage on ISET pin, $V_{CC} \ge 4.5 \text{ V}$, $V_i \ge 4.5 \text{ V}$, $V_{I(OUT)} > V_{(LOWV)}$, $V_i - V_{I(OUT)} > V_{(DO)}$	2.463	2.5	2.538	V
		$50 \text{ mA} \le I_{O(OUT)} \le 1 \text{ A}$	307	322	337	
K _(SET)	Output current set factor	10 mA ≤ I _{O(OUT)} < 50 mA	296	320	346	
		$1 \text{ mA} \leq I_{O(OUT)} < 10 \text{ mA}$	246	320	416	
PRECHAR	GE AND SHORT-CIRCUIT CURRENT REG	ULATION				
V _(LOWV)	Precharge to fast-charge transition threshold	Voltage on OUT pin	2.8	3	3.2	V
	Deglitch time for fast-charge to precharge transition	$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns},$ 10-mV overdrive, $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms
I _{O(PRECHG)}	Precharge range ⁽²⁾	$0 V < V_{I(OUT)} < V_{(LOWV)}, t < t_{(PRECHG)}$	5		100	mA
V _(PRECHG)	Precharge set voltage	Voltage on ISET pin, $V_{O(REG)}$ = 4.2 V, 0 V < V _{I(OUT)} > V _(LOWV) , t < t _(PRECHG)	240	255	270	mV
TERMINAT	TION DETECTION	· · · · · · · · · · · · · · · · · · ·	· ·			
I _(TERM)	Charge termination detection range ⁽³⁾	$V_{I(OUT)} > V_{(RCH)}, t < t_{(TRMDET)}$	5		100	mA
V _(TERM)	Charge termination detection set voltage	Voltage on ISET pin, $V_{O(REG)} = 4.2 V$, $V_{I(OUT)} > V_{(RCH)}$, t < t _(TRMDET)	235	250	265	mV
t _{TRMDET}	Deglitch time for termination detection	$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns}$ charging current decreasing below 10-mV overdrive	250	375	500	ms

See Equation 2 in the Function Description section.
 See Equation 1 in the Function Description section.
 See Equation 4 in the Function Description section.

SLUS848A-MAY 2008-REVISED APRIL 2009

www.ti.com

INSTRUMENTS

Texas


ELECTRICAL CHARACTERISTICS (continued)

over $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY	RECHARGE THRESHOLD		-			
V _(RCH)	Recharge threshold		V _{O(REG)} - 0.115	V _{O(REG)} - 0.10	V _{O(REG)} - 0.085	V
t _(DEGL)	Deglitch time for recharge detect	$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns}$ decreasing below or increasing above threshold, 10-mV overdrive	250	375	500	ms
STAT1, ST	AT2, and PG OUTPUTS				i	
V _{OL}	Low-level output saturation voltage	I _O = 5 mA			0.25	V
VBSEL, C	E and TE INPUTS					
V _{IL}	Low-level input voltage		0		0.4	V
V _{IH}	High-level input voltage		1.4			V
IIL	CE and TE low-level input current		-1			^
II _H	CE and TE high-level input current				1	μA
IIL	VBSEL low-level input current VBSEL = 0 (LOW)		-20			۸
I _{IH}	VBSEL high-level input current	VBSEL = V _{CC} (HI)			40	μA
TIMERS						
t _(PRECHG)	Precharge time		1,584	1,800	2,016	S
t _(CHG)	Charge time		22,176	25,200	28,224	S
I _(FAULT)	Timer fault recovery current			200		μA
SLEEP CC	MPARATOR					
V _(SLP)	Sleep-mode entry threshold voltage	$2.3 V \le V_{I(OUT)} \le V_{O(REG)}$		V _{CC}	≤ V _{I(OUT)} + 80 mV	V
V _(SLPEXIT)	Sleep-mode exit threshold voltage	2.3 V = VI(OUT) = VO(REG)	V _{CC} ≥ V _{I(} + 190	$V_{CC} \ge V_{I(OUT)}$ + 190		v
	Sleep-mode entry deglitch time	$V_{(IN)}$ decreasing below threshold, t _{FALL} = 100 ns, 10-mV overdrive	250	375	500	ms
THERMAL	SHUTDOWN THRESHOLDS		· ·			
T _(SHTDWN)	Thermal trip threshold	T in an article		165		
	Thermal hysteresis	T _J increasing		15		°C
UNDERVO	LTAGE LOCKOUT	· · · ·	•		1	
UVLO	Undervoltage lockout	Decreasing V _{CC}	2.4	2.5	2.6	V
	Hysteresis			27		mV
	L		1			



PIN CONFIGURATION



TERMINAL FUNCTIONS

TERMIN	AL	I/O	DESCRIPTION
NAME	NO.		
CE	9	I	Charge enable input (active-low)
N.C.	2	-	No Connection. Leave this pin unconnected. Used for internal test purposes.
IN	1	I	Adapter dc voltage. Connect minimum 0.1-µF capacitor to V _{SS} .
ISET	6	I	Charge current. External resistor to V_{SS} sets precharge and fast-charge current, and also the termination current value. Can be used to monitor the charge current.
OUT	10	0	Charge current output. Connect minimum 0.1-µF capacitor to V _{SS} .
PG	8	0	Power-good status output (open-drain)
STAT1	3	0	
STAT2	4	0	Charge status outputs (open-drain)
VBSEL	7	I	Voltage output selection. (HI = 4.06 V, LO = 4.2 V)
V _{SS}	5	-	Ground
Thermal pad	_	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit board. <i>Do not use the thermal pad as the primary ground input for the device</i> . The VSS pin must be connected to ground at all times.

SLUS848A-MAY 2008-REVISED APRIL 2009

Note: (1) OUT IN ()TT ISET V_(PRECHG) $V_{O(REG)}$ V_(SET) V_(LOWV) V_(RCH) Note: (1) 7 Note: (1) Note: (1) (-V_(TERM) VBSEL 4.06 V $V_{\rm IN}$ 4.2 V Note: (1) $V_{I(OUT)} + V_{(SLP)}$ Charge Control, Timers, UVLO and Status STAT1 H CE STAT2 4 PG V_{ss} (1) Signal deglitched


FUNCTIONAL BLOCK DIAGRAM

6

www.ti.com

bq24083






C001

7


Figure 2. VIN Hot-Plug Power-Up Sequence

bq24083 SLUS848A-MAY 2008-REVISED APRIL 2009



TYPICAL CHARACTERISTICS (continued)

C002







Figure 4. Battery Hot-Plug During Charging Phase

www.ti.com

INSTRUMENTS

Texas





TYPICAL CHARACTERISTICS (continued)

(1) No battery – In termination deglitch prior to STAT1 going high. V_{OUT} (V_{BAT}) cycling between *charge* and *done* prior to screen capture.

- (2) Stat1 goes high In done state
- (3) 2-V battery is inserted during the *charge done* state.
- (4) Charging is initiated STAT1 goes low and charge current is applied.
- (5) Battery is removed V_{OUT} goes into regulation, I_{OUT} goes to zero, and termination deglitch timer starts running (same as state 1).
- (6) Deglitch timer expires charge done is declared.

Figure 5. Battery Hot-Plug and Removal Power Sequence

Texas Instruments

www.ti.com

FUNCTIONAL DESCRIPTION

The device supports a precision Li-Ion, Li-Pol charging system suitable for single cells. Figure 6 shows a typical charge profile, and Figure 7 shows an operational flow chart.





Figure 6. Typical Charging Profile







Battery Preconditioning

$$I_{O(PRECHG)} = \frac{K_{(SET)} \times V_{(PRECHG)}}{R_{SET}}$$

The device activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If the $V_{(LOWV)}$ threshold is not reached within the timer period, the device turns off the charger and enunciates FAULT on the STATx pins. See the *Timer Fault Recovery* section for additional details.

Battery Fast-Charge Constant Current

The device offers on-chip current regulation with programmable set point. Resistor R_{SET} , connected between the ISET and V_{SS} , determines the charge rate. The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}}$$

Charge-Current Monitor

When the charge function is enabled internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor R_{ISET} generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V(ISET) = I(OUT) \times \frac{K_{ISET}}{K_{(SET)}}$$

Battery Fast-Charge Voltage Regulation

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The device monitors the battery-pack voltage between the OUT and V_{SS} pins. When the battery voltage rises to the $V_{O(REG)}$ threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the device also monitors the charge time in the charge mode. If charge is not terminated within this time period, $t_{(CHG)}$, the charger is turned off and FAULT is set on the STATx pins. See the *Timer Fault* and *Recovery* section for additional details.

Charge Termination Detection and Recharge

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, charge is terminated. The $V_{(TERM)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(TERM)} = \frac{K_{(SET)} \times V_{(TERM)}}{R_{SET}}$$

(4)

After charge termination, the device restarts the charge once the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold. This feature keeps the battery at full capacity at all times.

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, the charge is terminated immediately.

Resistor R_{SET}, connected between the ISET and V_{SS}, determines the current level at the termination threshold.

Sleep Mode

The device enters the low-power sleep mode if the input power (IN) is removed from the circuit. This feature prevents draining the battery during the absence of input supply.

(2)

(3)

(1)



Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that *OFF* indicates the open-drain transistor is turned off.

CHANGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)		
Timer fault	OFF	OFF
Sleep mode		

Ta	able	1.	Status	Pin	Summary
----	------	----	--------	-----	---------

PG Output

The open-drain power-good (PG) output <u>pulls</u> low when a valid input voltage is present. This output is turned off (high-impedance) in sleep mode. The PG pin can be used to drive an LED or communicate to the host processor.

Charge-Enabled (CE) Input

The \overline{CE} digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions.

Battery Voltage Selection, (VBSEL) Input

The VBSEL input is used to select the output voltage of bq24083. A low level signal on this pin selects the charge voltage of 4.2 V. A high level voltage selects the charge voltage of 4.06 V. If VBSEL is left open, an internal current source flowdown ensures the charge voltage is set to 4.2 V (typical).

Timer Fault and Recovery

As shown in Figure 7, the device provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition Number 1

OUT pin voltage is above the recharge threshold (V_(RCH)), and a timeout fault occurs.

Recovery method: the device waits for the OUT pin voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the OUT pin voltage falls below the recharge threshold, the device clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.

Condition Number 2

OUT pin voltage is below the recharge threshold (V_(RCH)), and a timeout fault occurs

Recovery method: Under this scenario, the device applies the $I_{(FAULT)}$ current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the OUT pin voltage goes above the recharge threshold, then the device disables the $I_{(FAULT)}$ current and executes the recovery method described for condition number 1. Once the OUT pin voltage falls below the recharge threshold, the bq24083 clears the fault and starts a new charge cycle. A POR or CE toggle also clears the fault.



APPLICATION INFORMATION

bq24083 CHARGER DESIGN EXAMPLE

Requirements

- Supply voltage = 5 V
- Fast-charge current of approximately 750 mA

Calculations

Program the charge current for 750 mA:

$$\begin{split} &\mathsf{R}_{\mathsf{ISET}} = [\mathsf{V}_{(\mathsf{SET})} \times \mathsf{K}_{(\mathsf{SET})} / \mathsf{I}_{(\mathsf{OUT})}] \\ &\mathsf{From electrical characteristics table, } \mathsf{V}_{(\mathsf{SET})} = 2.5 \ \mathsf{V}. \\ &\mathsf{From electrical characteristics table, } \mathsf{K}_{(\mathsf{SET})} = 322. \end{split}$$

 $R_{ISET} = [2.5 V \times 322 / 0.75 A] = 1.073 k\Omega$

Selecting the closest standard value, use a 1.07-k resistor connected between ISET (pin 6) and ground.

STAT Pins and PG Pin

Status pins Monitored by Processor:

Select a pullup resistor that can source more than the input bias (leakage) current of both the processor and status pins and still provide a logic high. $R_{PULLUP} \leq [V_{(cc-pullup)} - V_{(logic hi-min)} / (I_{(P-monitor)} + I_{(STAT-OpenDrain)})] = (3.3 V - 1.9 V) / (1 \mu A + 1 \mu A) \leq 700 k\Omega$; Connect a 100-k Ω pullup between each status pin and the V_{CC} of the processor. Connect each status pin to a μ P monitor pin.

Status viewed by LED:

Select an LED with a current rating less than 10 mA and select a resistor to place in series with the LED to limit the current to the desired current value (brightness). $R_{LED} = [(V_{(IN)} - V_{(LED-on)}) / I_{(LED)}] = (5 V - 2 V) / 1.5 mA = 2 k\Omega$. Place an LED and resistor in series between the input and each status pin.


Selecting Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A $0.1-\mu$ F ceramic capacitor, placed in close proximity to the IN pin and GND pad works well. In some applications, it may be necessary to protect against a hot plug input voltage overshoot. This is done in three ways:

- 1. The best way is to add an input zener, 6.2 V, between the IN pin and VSS.
- 2. A low-power zener is adequate for the single event transient. Increasing the input capacitance lowers the characteristic impedance which makes the input resistance move effective at damping the overshoot, but risks damaging the input contacts by the high inrush current.
- 3. Placing a resistor in series with the input dampens the overshoot, but causes excess power dissipation.

The device only requires a small capacitor for loop stability. A $0.1-\mu F$ ceramic capacitor placed between the OUT and GND pad is typically sufficient.





Thermal Considerations

The bq24083 is in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number SLUA271).

The most common measure of package thermal performance is thermal impedance ($R_{\theta,JA}$) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for $R_{\theta,JA}$ is:

$$R_{\theta JA} = \frac{T_J - T_A}{P}$$

Where:

- T_J = device junction temperature
- T_A = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of $R_{\theta JA}$ include:

- Orientation of the device (horizontal or vertical)
- · Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested
- Use multiple 10–13 mil vias in the PowerPAD[™] to copper ground plane.
- Avoid cutting the ground plane with a signal trace near the power IC.
- The PCB must be sized to have adequate surface area for heat dissipation.
- FR4 (figerglass) thickness should be minimized.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal Power FET. It can be calculated from the following equation:

$$P = (V_{(IN)} - V_{(OUT)}) \times I_{O(OUT)}$$

(6)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 6.

bq24083 SLUS848A-MAY 2008-REVISED APRIL 2009



PCB Layout Considerations

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V_{CC} to V_(IN) and the output filter capacitors from OUT to V_{SS} should be placed as close as possible to the device, with short trace runs to both signal and V_{SS} pins. The V_{SS} pin should have short trace runs to the GND pin.
- All low-current V_{SS} connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power ground path.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The device is packaged in a thermally enhanced MLP package. The package includes a thermal pad to
 provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design
 guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment*(TI Literature Number SLUA271).



30-Sep-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ24083DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples
BQ24083DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples
BQ24083DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



30-Sep-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24083DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24083DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Oct-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24083DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24083DRCT	VSON	DRC	10	250	210.0	185.0	35.0

MECHANICAL DATA



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206987-2/P 04/16

DRC (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design **Example Board Layout** (Note E) Note D -🗕 8x0,5 8x0,5 4x1 38 4x0,26 4X 2x0,22 0.5 3,8 2,1 1,65 2,15 3,75 2x0,22 0,25 4x1,05 4x0,68 10x0,8 -10x0,23 2,40 72% solder coverage on center pad Exposed Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening 4x0,28 R0,14 0,08 (Note F) 0.5 0,5 1,0 Pad Geometry 0,85 0.28 (Note C) 0,07 -All around 4x 0.75 0,7 1.5

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated