- 400-MHz Differential Clock Source for Direct Rambus Memory Systems for an 800-MHz Data Transfer Rate
- Operates From Two (3.3-V and 1.80-V)
  Power Supplies With 180 mW (Typ) at 400
  MHz Total
- Packaged in a Thin Shrink Small-Outline Package (PW)
- External Crystal Required for Input


#### **PW PACKAGE** (TOP VIEW) V<sub>DDP</sub> □ 16 □ S0 GNDP □ 2 15 $\square$ $\vee_{DD}$ XOUT I 14 ☐ GND 13 XIN $\square$ ☐ CLK $V_{DDL} \square$ 12 □ CLKB LCLK $\square$ 6 11 ☐ GND $\square$ $V_{DD}$ 10 GNDL □ 8 9 S1 🗆 □ S2

### description

The Direct Rambus clock generator – lite (DRCG-Lite) is an independent crystal clock generator. It performs clock multiplication using PLL, sourced by an internal crystal oscillator. It provides one differential, high-speed Rambus channel compatible output pair. Also, one single-ended output is available to deliver 1/2 of the crystal frequency. The Rambus channel operates at up to 400 MHz with an option to select 300 MHz as well. The desired crystal is a 18.75-MHz crystal in a series resonance fundamental application.

The CDCR61A is characterized for operation over free-air temperatures of 0°C to 85°C.

### functional block diagram



#### **BUSCLK FREQUENCY SETTINGS**

S0	M (PLL MULTIPLIER)
0	16
1 or Open	64/3

#### **FUNCTION TABLE**

$V_{DDP}$	S1	S2	MODE	CLK	CLKB	LCLK
ON	0	0	Normal	CLK	CLKB	XIN divided by 2
ON	1	1	Normal	CLK CLKB		XIN divided by 2
ON	0	1	Test	Divided by 2	Divided by 2	XIN divided by 2
ON	1	0	Test	Divided by 4	Divided by 4	XIN divided by 2
0 V	0	0	Test	XIN	XIN (invert)	XIN divided by 2
0 V	1	1	Test	XIN	XIN (invert)	XIN divided by 2
0 V	0	1	Test	XIN divided by 2	XIN (invert) divided by 2	XIN divided by 2
0 V	1	0	Test	XIN divided by 4	XIN (invert) divided by 4	XIN divided by 2



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Direct Rambus and Rambus are trademarks of Rambus Inc.



#### **Terminal Functions**

TERMINA	TERMINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CLK	13	0	Output clock, connect to Rambus channel
CLKB	12	0	Output clock (complement), connect to Rambus channel
GNDP, GNDL, GND	2, 7, 11, 14		Ground
LCLK	6	0	LVCMOS output, 1/2 of crystal frequency
S0, S1, S2	16, 8, 9	I	LVTTL level logic select terminal for function selection
$V_{DD}$	10, 15		Power supply, 3.3 V
V <sub>DDP</sub>	1		Power supply for PLL, 3.3 V (0 V for Test mode)
$V_{DDL}$	5		Power supply for LCLK, 1.8 V
XIN	4	ı	Reference crystal input
XOUT	3	0	Reference crystal feedback

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> or V <sub>DDP</sub> (see Note 1)	
Supply voltage range, V <sub>DDL</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> , at any output terminal (CLK, CLKB) .	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> , at any output terminal (LCLK)	
ESD rating (MIL-STD 883C, Method 3015)	> 2 kV, Machine Model >200 V
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C‡	T <sub>A</sub> = 85°C POWER RATING
PW	1400 mW	11 mW/°C	740 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



# recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>	3	3.3	3.6	V		
LCLK supply voltage, V <sub>DDL</sub>		1.7	1.8	2.1	V	
Low-level input voltage, V <sub>II</sub>	S0			0.35×V <sub>DD</sub>	V	
Low-level input voltage, VIL	S1, S2			0.35×V <sub>DD</sub>	V	
High level input voltage V	S0	0.65×V <sub>DD</sub>			V	
High-level input voltage, V <sub>IH</sub>	S1, S2	0.65×V <sub>DD</sub>			\ \ \	
Internal multur registeres	S0	10	55	100	kΩ	
Internal pullup resistance	S1, S2	90	145	250	KS2	
Lour lovel output output	CLK, CLKB			16	A	
Low-level output current, IOL	LCLK			10	mA	
High lovel cuteut current lav.	CLK, CLKB			-16	A	
High-level output current, IOH	LCLK			-10	mA	
Input frequency at crystal input		14.0625	18.75		MHz	
Innuit consistence (CMOS) C †	S0, S1, S2			2.5	~F	
Input capacitance (CMOS), C <sub>I</sub> †	XIN, XOUT			20	pF	
Operating free-air temperature, TA		0		85	°C	

 $<sup>^\</sup>dagger$  Capacitance measured at f = 1 MHz, dc bias = 0.9 V, and  $V_{AC}$  < 100 mV

# timing requirements

	MIN	MAX	UNIT
Clock cycle time, t(cycle)	2.5	3.7	ns
Input slew rate, SR	0.5	4	V/ns
State transition latency (V <sub>DDX</sub> or S0 to CLKs – normal mode), t <sub>(STL)</sub>		3	ms

# crystal specifications

	MIN	MAX	UNIT
Frequency	14.0625	18.75	MHz
Frequency tolerance (at 25°C ±3°C)	-15	15	ppm
Equivalent resistance (C <sub>L</sub> = 10 pF)		100	Ω
Temperature drift (–10°C to 75°C)		10	ppm
Drive level	0.01	1500	μW
Motional inductance	20.7	25.3	mH
Insulation resistance	500		$M\Omega$
Spurious attenuation ratio (at frequency ±500 kHz)	3		dB
Overtone spurious	8		dB

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>O(X)</sub>	Differential crossing-point o	utput voltage	See Figures 1 and 7	See Figures 1 and 7			1.85	V
VO(PP)	Peak-to-peak output voltage swing, single ended		V <sub>OH</sub> – V <sub>OL</sub> ,	See Figure 1	0.4		0.7	V
VIK	Input clamp voltage		$V_{DD} = 3 V$ ,	I <sub>I</sub> = -18 mA			-1.2	V
R <sub>I</sub>	Input resistance	XIN, XOUT	$V_{DD} = 3.3 \text{ V},$	$V_I = V_O$		>50		kΩ
		XOUT	$V_{DD} = 3.3 \text{ V},$	V <sub>O</sub> = 2 V		•	27	mA
I <sub>IH</sub>	High-level input current	S0	$V_{DD} = 3.6 \text{ V},$	$V_I = V_{DD}$		•	10	^
		S1, S2	$V_{DD} = 3.6 \text{ V},$	$V_I = V_{DD}$			10	μΑ
		XOUT	$V_{DD} = 3.3 \text{ V},$	VO = 0 V			-5.7	mA
IIL	Low-level input current	S0	$V_{DD} = 3.6 \text{ V},$	V <sub>I</sub> = 0 V	-30		-100	^
		S1, S2	$V_{DD} = 3.6 \text{ V},$	V <sub>I</sub> = 0 V	-10		-50	μΑ
			See Figure 1				2.1	
	High lavel autout valtage	CLK, CLKB	V <sub>DD</sub> = min to max,	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 0.1 V			V
VOH	High-level output voltage		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -16 mA	2.2			V
		LCLK	V <sub>DDL</sub> = min to max,	I <sub>OH</sub> = - 10 mA	V <sub>DDL</sub> – 0.45 V		$V_{DDL}$	
.,			See Figure 1		1			
	Lave lavel autout value	CLK, CLKB	V <sub>DD</sub> = min to max,	I <sub>OL</sub> = 1 mA			0.1	V
VOL	Low-level output voltage		V <sub>DD</sub> = 3 V,	I <sub>OL</sub> = 16 mA			0.5	
		LCLK	V <sub>DDL</sub> = min to max,	I <sub>OL</sub> = 10 mA	0		0.45	
			V <sub>DD</sub> = 3.135 V,	V <sub>O</sub> = 1 V	-32	<b>-</b> 52		
		CLK, CLKB	V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		<b>–</b> 51		]
Lance	High lavel autout augrent		V <sub>DD</sub> = 3.465 V,	V <sub>O</sub> = 3.135 V		-14.5	-21	
ЮН	High-level output current		V <sub>DDL</sub> = 1.7 V,	V <sub>O</sub> = 0.5 V	-11	-26		mA
		LCLK	V <sub>DDL</sub> = 1.8 V,	$V_0 = 0.9 V$		-28		
			$V_{DDL} = 2.1 V$ ,	V <sub>O</sub> = 1.6 V		-24.5	-35	
			$V_{DD} = 3.135 \text{ V},$	V <sub>O</sub> = 1.95 V	43	61.5		
		CLK, CLKB	$V_{DD} = 3.3 V,$	V <sub>O</sub> = 1.65 V		65		
la	Low-level output current		V <sub>DD</sub> = 3.465 V,	V <sub>O</sub> = 0.4 V		25.5	36	mA
IOL	Low-level output current		V <sub>DDL</sub> = 1.7 V,	V <sub>O</sub> = 1.2 V	11	27		IIIA
		LCLK	V <sub>DDL</sub> = 1.8 V,	V <sub>O</sub> = 0.9 V		30		
			V <sub>DDL</sub> = 2.1 V,	V <sub>O</sub> = 0.5 V		28	38	1_
rОН	High-level dynamic output r	esistance§	$\Delta I_{O}$ – 14.5 mA to $\Delta I_{O}$	– 16.5 mA	12	25	40	Ω
r <sub>OL</sub>	Low-level dynamic output re	esistance§	$\Delta l_{O}$ + 14.5 mA to $\Delta l_{O}$	+ 16.5 mA	12	17	40	Ω
Co	Output capacitance	CLK, CLKB					3	nE.
CO	Output capacitance	LCLK					3	pF



<sup>†</sup>  $V_{DD}$  refers to any of the following;  $V_{DD}$ ,  $V_{DDL}$ , and  $V_{DDP}$  ‡ All typical values are at  $V_{DD} = 3.3$  V,  $V_{DDL} = 1.8$  V,  $V_{DDL} = 25^{\circ}$ C. §  $v_{DD} = 4.0$  Vo/ $v_{DD}$ 

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
I <sub>DD</sub>	Static supply current	Outputs high or low (VDDP = 0 V)			6.5	mA
I <sub>DDL</sub>	Static supply current (LVCMOS)	Outputs high or low (VDDP = 0 V)			50	μΑ
IDD(NORMAL)	Cupality authorst in normal state	300 MHz			39	mA
	Supply current in normal state	400 MHz			50	mA
IDDL(NORMAL)	Supply current in normal state (LVCMOS)	400 MHz			8	mA

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup> MAX	UNIT
t(cycle)	Clock cycle time (CLK, CLKB)			2.5	3.7	ns
4.	Total jitter over 1, 2, 3, 4, 5, or 6	300 MHz	Can Figure 2		140	
<sup>t</sup> cj	clock cycles‡	400 MHz	See Figure 3		100	ps
+	Long-term jitter	300 MHz	See Figure 4		400	
<sup>t</sup> j∟	Long-term jitter	400 MHz	- See Figure 4		300	<b>p</b> s
t <sub>DC</sub>	Output duty cycle over 10,000 cycles		See Figure 5	45%	55%	
t	Output avalo to avalo duty avalo arrar	300 MHz	Soo Figuro 6		70	
<sup>t</sup> DC,ERR	Output cycle-to-cycle duty cycle error	400 MHz	See Figure 6		55	ps
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (measured at 20%-80% of output voltage)#	CLK, CLKB	See Figure 9,	160	400	ps
Δt	Difference between rise and fall times device (20%–80%) $ t_f - t_r ^\#$	on a single	See Figure 9,		100	ps
t <sub>c(LCLK)</sub>	Clock cycle time (LCLK)			106.6	142.2	ns
t(cj)	LCLK cycle jitter§		See Figure 11	-0.2	0.2	ns
t(cj10)	LCLK 10-cycle jitter§¶		See Figure 11	-1.3 t <sub>(Cj)</sub>	1.3 t <sub>(cj)</sub>	ns
tDC	Output duty cycle	LCLK		40%	60%	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (measured at 20%-80% of output voltage)	LCLK	See Figure 9		1	ns
	DLL loop bondwidth		f <sub>mod</sub> = 50 kHz		-3	- dB
	PLL loop bandwidth		f <sub>mod</sub> = 8 MHz	-20		] ub

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> V<sub>DD</sub> refers to any of the following; V<sub>DD</sub>, V<sub>DDL</sub>, and V<sub>DDP</sub> ‡ All typical values are at V<sub>DD</sub> = 3.3 V, V<sub>DDL</sub> = 1.8 V, T<sub>A</sub> = 25°C.


<sup>&</sup>lt;sup>‡</sup> Output short-term jitter specification is peak-to-peak (see Figure 9).

<sup>§</sup> LCLK cycle jitter and 10-cycle jitter are defined as the difference between the measured period and the nominal period.

<sup>¶</sup>LCLK 10-cycle jitter specification is based on the measured value of LCLK cycle jitter.


<sup>#</sup> V<sub>DD</sub>= 3.3 V

#### PARAMETER MEASUREMENT INFORMATION




NOTE A: These capacitors represent parasitic capacitance. No discrete capacitors are used on the test board during device characterization.

Figure 1. Test Load and Voltage Definitions (V<sub>O(STOP)</sub>, V<sub>O(X)</sub>, V<sub>O</sub>, V<sub>OH</sub>, V<sub>OL</sub>)




Cycle-to-cycle jitter =  $|t_{C1} - t_{C2}|$  over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



 $t_{C(i)}$  = nominal expected time Cycle-to-cycle jitter =  $|t_{C(i)} - t_{C(i+1)}|$  over 10000 consecutive cycles

Figure 3. Short-Term Cycle-to-Cycle Jitter over 2, 3, 4, or 6 Cycles



 $t_{jL} = |t_{(cycle), max} - t_{(cycle), min}|$  over 10000 consecutive cycles

Figure 4. Long-Term Jitter



#### PARAMETER MEASUREMENT INFORMATION




Figure 5. Output Duty Cycle




Figure 6. Duty Cycle Error (Cycle-to-Cycle)




Figure 7. Crossing-Point Voltage




Figure 8. LCLK Test Load Circuit and Voltage Waveform for CLK/CLKB and LCLK

### PARAMETER MEASUREMENT INFORMATION




Figure 10. LCLK Jitter





11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CDCR61APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	Samples
CDCR61APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	Samples
CDCR61APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	Samples
CDCR61APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKR61A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCR61APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CDCR61APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity