


www.ti.com SCAS867-DECEMBER 2008

3.3-V CLOCK PHASE-LOCKED LOOP CLOCK DRIVER

FEATURES

- Qualified for Automotive Applications
- Phase-Locked Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
- Spread-Spectrum Clock Compatible
- Operating Frequency: 24 MHz to 200 MHz
- Low Jitter (Cycle-to-Cycle): <150 ps Over the Range 66 MHz to 200 MHz
- Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay)
- Three-States Outputs When There Is No Input Clock
- Operates From Single 3.3-V Supply
- Available in 8-Pin SOIC Package

- Consumes Less Than 100 μA (Typically) in Power Down Mode
- Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
- 25-Ω On-Chip Series Damping Resistors
- Integrated RC PLL Loop Filter Eliminates the Need for External Components



DESCRIPTION

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0–3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505 operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes in power-down mode when no input signal is applied to CLKIN.

Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost.

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

The CDCVF2505 is characterized for operation from -40°C to 85°C.

ORDERING INFORMATION(1)

T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SOIC - D	Reel of 2500	CDCVF2505IDRQ1	CKV05Q

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

INPUT	OUTI	PUTS
CLKIN	1Y[0-3]	CLKOUT
L	L	L
Н	Н	Н
<10 MHz ⁽¹⁾	Z	Z

(1) Below 2 MHz (typical) the device goes into power-down mode, during which the PLL is turned off and the outputs enter into Hi-Z mode. If a >10-MHz signal is applied at CLKIN, the PLL turns on, reacquires lock, and stabilizes after approximately 100 μs. The outputs are then enabled.

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

NAME	NO.	I/O	DESCRIPTION
1Y0	3		
1Y1	2	0	Clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated 25-Ω series
1Y2	5	U	damping resistor.
1Y3	7		
CLKIN	1	I	Clock input. CLKIN provides the clock signal to be distributed by the CDCVF2505 clock driver. CLKIN is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid signal is applied, a stabilization time (100 µs) is required for the PLL to phase lock the feedback signal to CLKIN.
CLKOUT	8	0	Feedback output. CLKOUT completes the internal feedback loop of the PLL. This connection is made inside the chip and an external feedback loop should NOT be connected. CLKOUT can be loaded with a capacitor to achieve zero delay between CLKIN and the Y outputs.
GND	4	Power	Ground
V _{DD} 3.3V	6	Power	3.3-V supply

www.ti.com SCAS867-DECEMBER 2008

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

V_{DD}	Supply voltage range	Supply voltage range			
VI	Input voltage range (2)(3)		–0.5 V to V _{DD} + 0.5 V		
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5 V to V _{DD} + 0.5 V		
I _{IK}	Input clamp current	$V_I < 0 \text{ or } V_I > V_{DD}$	±50 mA		
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{DD}$	±50 mA		
Io	Continuous total output current	$V_O = 0$ to V_{DD}	±50 mA		
θ_{JA}	Package thermal impedance (4)	·	97.1°C/W		
T _{stg}	Storage temperature range		−65°C to 150°C		

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE INFORMATION

	ESD MODEL	LIMIT
HBM	Human-Body Model	2000 V
MM	Machine Model	300 V
CDM	Charged-Device Model	1000 V

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V_{IH}	High-level input voltage	$0.7 \times V_{DD}$			V
V_{IL}	Low-level input voltage			0.3 × V _{DD}	V
VI	Input voltage	0		V_{DD}	V
I _{OH}	High-level output current			-12	mA
I_{OL}	Low-level output current			12	mA
T_A	Operating free-air temperature	-40		85	°C

TIMING REQUIREMENTS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
f _{clk}	Clock frequency		24		200	MHz
	Input clock duty avolo	24 MHz to 85 MHz ⁽¹⁾	30		85	%
	Input clock duty cycle	86 MHz to 200 MHz	40	50	60	%
	Stabilization time ⁽²⁾				100	μs

⁽¹⁾ Specified by design.

Copyright © 2008, Texas Instruments Incorporated

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This value is limited to 4.3 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



ELECTRICAL CHARACTERISTICS

SCAS867-DECEMBER 2008

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V _{DD}	MIN TYP(1)	MAX	UNIT	
V_{IK}	Input voltage		I _I = -18 mA	3 V		-1.2	V	
			$I_{OH} = -100 \mu A$	MIN to MAX	V _{DD} – 0.2			
V_{OH}	High-level output voltage		I _{OH} = -12 mA	3 V	2.1		V	
			$I_{OH} = -6 \text{ mA}$	3 V	2.4			
			I _{OL} = 100 μA	MIN to MAX		0.2		
V_{OL}	Low-level output voltage		I _{OL} = 12 mA	3 V		0.8	V	
			I _{OL} = 6 mA	3 V		0.55	1	
	I liab laval avitavit avisavit		V _O = 1 V	3 V	-27		^	
I _{OH}	High-level output current	gh-level output current Vo		3.3 V	-36		mA	
	I am laval autout amont		V _O = 2 V	3 V	27		^	
I _{OL}	Low-level output current		V _O = 1.65 V	3.3 V	40		mA	
I	Input current		$V_I = 0 \text{ V or } V_{DD}$			±5	μΑ	
Ci	Input capacitance		$V_I = 0 \text{ V or } V_{DD}$	3.3 V	4.2		pF	
_	Output conscitons:	Yn	\\ \ 0\\\ or\\	221/	2.8		~F	
C _o	Output capacitance	CLKOUT	$V_I = 0 \text{ V or } V_{DD}$	3.3 V	5.2		pF	

⁽¹⁾ All typical values are at nominal V_{DD} and $T_A = 25$ °C.

SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature, C_L = 25 pF, V_{DD} = 3.3 V \pm 0.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
t _{pd}	Propagation delay, normalized (see Figure 1)	CLKIN to Yn, f = 66 MHz to 200 MHz	-150		150	ps
t _{sk(o)}	Output skew ⁽³⁾	Yn to Yn			150	ps
	litter (quale to quale) (age Figure F)	f = 66 MHz to 200 MHz		70	150	no
t _{c(jit_cc)}	Jitter (cycle to cycle) (see Figure 5)	f = 24 MHz to 50 MHz		200	400	ps
odc	Output duty cycle (see Figure 4)	f = 24 MHz to 200 MHz at 50% V _{DD}	45		55	%
t _r	Rise time	V _O = 0.4 V to 2 V	0.5		2	ns
t _f	Fall time	V _O = 2 V to 0.4 V	0.5		2	ns

Not production tested

Submit Documentation Feedback

 ⁽²⁾ All typical values are at nominal V_{DD} and T_A = 25°C.
(3) The t_{sk(o)} specification is only valid for equal loading of all outputs.



www.ti.com SCAS867-DECEMBER 2008

TYPICAL CHARACTERISTICS

100

25

50

75

100

f - Frequency - MHz

Figure 2.

125

150

175

200

t_{PD}, PROPAGATION DELAY TIME

DELTA LOAD (TYPICAL VALUES at 3.3 V, 25°C) **CLOCK FREQUENCY, f = 100 MHz** 1400 $Y_n = 25 pF$ $Y_n = 3 pF$ 1050 CLKOUT = Yn = tpd- Propagation Delay Time - ps **25 pF || 500** Ω 700 3 pF || 500 Ω 350 CLKOUT 3 pF to 25 pF 0 -13 -350 **CLKOUT** -700 3 pF to 25 pF -1050 -1400 -30 -20 -10 0 10 20 30

500 Load: CLKOUT = 12 pF \parallel 500 Ω , $Y_n = 25 pF || 500 \Omega$ tpd- Propagation Delay Time - ps 400 300 200


t_{pd.} PROPAGATION DELAY TIME


FREQUENCY (TYPICAL VALUES at 3.3 V, 25°C)

NOTE: Delta Load = CLKOUT Load - Yn Load

Figure 1. t_{pd} , TYPICAL PROPAGATION DELAY TIME


Delta Load - pF








TYPICAL CHARACTERISTICS (continued)







www.ti.com SCAS867-DECEMBER 2008

PARAMETER MEASUREMENT INFORMATION




Figure 7. Test Load Circuit




Figure 8. Voltage Threshold for Measurements, Propagation Delay (tpd)




Figure 9. Output Skew




Figure 10. Cycle-to-Cycle Jitter



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CDCVF2505IDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCVF2505-Q1:

Catalog: CDCVF2505





11-Apr-2013

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Feb-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF2505IDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 13-Feb-2016



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CDCVF2505IDRQ1	SOIC	D	8	2500	367.0	367.0	38.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity