

Data sheet acquired from Harris Semiconductor SCHS208D

February 1998 - Revised August 2003

## Features

٠	Wide Analog-In	put-Voltage Range	0V - 10V
---	----------------	-------------------	----------

• Low "ON" Resistance

- V <sub>CC</sub> = 4.5V	<b>.25</b> Ω
- V <sub>CC</sub> = 9V	. <b>15</b> Ω

- · Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Wide Operating Temperature Range . . . -55°C to 125°C
- HC Types
  - 2V to 10V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V and 10V
- HCT Types
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_{I} \leq 1 \mu A$  at  $V_{OL}, \, V_{OH}$

# CD54HC4066, CD74HC4066, CD74HCT4066

# High-Speed CMOS Logic Quad Bilateral Switch

## Description

The 'HC4066 and CD74HCT4066 contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.


These switches feature the characteristic linear "ON" resistance of the metal-gate CD4066B. Each switch is turned on by a high-level voltage on its control input.

## **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC4066F3A	-55 to 125	14 Ld CERDIP
CD74HC4066E	-55 to 125	14 Ld PDIP
CD74HC4066M	-55 to 125	14 Ld SOIC
CD74HC4066MT	-55 to 125	14 Ld SOIC
CD74HC4066M96	-55 to 125	14 Ld SOIC
CD74HC4066PW	-55 to 125	14 Ld TSSOP
CD74HC4066PWR	-55 to 125	14 Ld TSSOP
CD74HC4066PWT	-55 to 125	14 Ld TSSOP
CD74HCT4066E	-55 to 125	14 Ld PDIP
CD74HCT4066M	-55 to 125	14 Ld SOIC
CD74HCT4066MT	-55 to 125	14 Ld SOIC
CD74HCT4066M96	-55 to 125	14 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


## Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated

# Functional Diagram




## TRUTH TABLE

INPUT nE	SWITCH
L	Off
Н	On
H= High Level	

L= Low Level

# Logic Diagram



## **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub>
HCT Types
HC Types0.5V to 10.5V
DC Input Diode Current, IIK
For $V_{I} < -0.5V$ or $V_{I} > V_{CC} + 0.5V$ ±20mA
DC Switch Current, I <sub>O</sub> (Note 1)
For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V±25mA
DC Output Diode Current, IOK
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$ ±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

## **Operating Conditions**

Temperature Range, $T_A$ 55°C to 125°C Supply Voltage Range, $V_{CC}$
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

## **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$
E (PDIP) Package	80 <sup>0</sup> C/W
M (SOIC) Package	86 <sup>0</sup> C/W
PW (TSSOP) Package	113 <sup>0</sup> C/W
Maximum Junction Temperature (Hermetic Package or Die)	175 <sup>0</sup> C
Maximum Junction Temperature (Plastic Package)	150 <sup>0</sup> C
Maximum Storage Temperature Range65°C	C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C
(SOIC - Lead Tips Only)	
Maximum Junction Temperature (Plastic Package) Maximum Storage Temperature Range65°C Maximum Lead Temperature (Soldering 10s)	150 <sup>0</sup> C C to 150 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

1. In certain applications, the external load-resistor current may include both  $V_{CC}$  and signal-line components. To avoid drawing  $V_{CC}$  current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from R<sub>ON</sub> values shown in the DC Electrical Specifications Table). No  $V_{CC}$  current will flow through R<sub>L</sub> if the switch current flows into terminals 2, 3, 9 and 10.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

		TEST CONDITIONS			25 <sup>0</sup> C			-40 <sup>0</sup> C TO 85 <sup>0</sup> C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				9	6.3	-	-	6.3	-	6.3	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				9	-	-	2.7	-	2.7	-	2.7	V
Input Leakage Current (Any Control)	Ι <sub>ΙL</sub>	V <sub>CC</sub> or GND	-	10	-	-	±0.1	-	±1	-	±1	μA
Off-Switch Leakage Current	Ι <sub>Ζ</sub>	V <sub>IL</sub>	V <sub>CC</sub> or GND	10	-	-	±0.1	-	±1	-	±1	μA

#### **DC Electrical Specifications**

		TEST CONDITIONS			25 <sup>0</sup> C			-40 <sup>o</sup> C TO 85 <sup>o</sup> C		-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
"ON" Resistance	R <sub>ON</sub>	V <sub>CC</sub>	V <sub>CC</sub> or	4.5	-	25	80	-	106	-	128	Ω
I <sub>O</sub> = 1mA (Figure 1)			GND	6	-	20	75	-	94	-	113	Ω
				9	-	15	60	-	78	-	95	Ω
			V <sub>CC</sub> to	4.5	-	35	95	-	118	-	142	Ω
			GND	6	-	24	84	-	105	-	126	Ω
				9	-	16	70	-	88	-	105	Ω
"ON" Resistance	∆R <sub>ON</sub>	V <sub>CC</sub>	-	4.5	-	1	-	-	-	-	-	Ω
Between Any Two Switches				6	-	0.75	-	-	-	-	-	Ω
				9	-	0.5	-	-	-	-	-	Ω
Quiescent Device	Icc	V <sub>CC</sub> or GND	-	6	-	-	2	-	20	-	40	μA
Current				10	-	-	16	-	160	-	320	μA
HCT TYPES												-
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
Input Leakage Current (Any Control)	Ι <sub>ΙL</sub>	V <sub>CC</sub> or GND	-	5.5	-	-	±0.1	-	±1	-	±1	μA
Off-Switch Leakage Current	Ι <sub>Ζ</sub>	VIL	V <sub>CC</sub> or GND	5.5	-	-	±0.1	-	±1	-	±1	μΑ
"ON" Resistance I <sub>O</sub> = 1mA	R <sub>ON</sub>	V <sub>CC</sub>	V <sub>CC</sub> or GND	4.5	-	25	80	-	106	-	128	Ω
(Figure 1)			V <sub>CC</sub> to GND	4.5	-	35	95	-	118	-	142	Ω
"ON" Resistance Between Any Two Switches	ΔR <sub>ON</sub>	V <sub>CC</sub>	-	4.5	-	1	-	-	-	-	-	Ω
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	-	5.5	-	-	2	-	20	-	40	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	$\Delta I_{CC}$ (Note 3)	V <sub>CC</sub> - 2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

3. For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

## HCT Input Loading Table

INPUT	UNIT LOADS
All	1

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g.,  $360\mu A$  max at  $25^{\circ}C$ .

		TEST CONDITIONS	v <sub>cc</sub>		25 <sup>0</sup> C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL		(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	2	-	-	60	-	75	-	90	ns
Switch In to Out			4.5	-	-	12	-	15	-	18	ns
			9	-	-	8	-	11	-	13	ns
		C <sub>L</sub> = 15pF	5	-	4	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	2	-	-	100	-	125	-	150	ns
Switch Turn On Delay			4.5	-	-	20	-	25	-	30	ns
			9	-	-	12	-	15	-	18	ns
		C <sub>L</sub> = 15pF	5	-	8	-	-	-	-	-	ns
Propagation Delay Time Switch Turn Off Delay	<sup>t</sup> PHZ <sup>, t</sup> PLZ	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
			4.5	-	-	30	-	38	-	45	ns
			9	-	-	24	-	30	-	36	ns
		C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
Input (Control) Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	25	-	-	-	-	-	pF
HCT TYPES											
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	12	-	15	-	18	ns
Switch In to Out		C <sub>L</sub> = 15pF	5	-	4	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	24	-	30	-	36	ns
Switch Turn On Delay		C <sub>L</sub> = 15pF	5	-	9	-	-	-	-	-	ns
Propagation Delay Time	t <sub>PHZ</sub> , t <sub>PLZ</sub>	$C_L = 50 pF$	4.5	-	-	35	-	44	-	53	ns
Switch Turn Off Delay		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Input (Control) Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	38	-	-	-	-	-	pF

#### NOTES:

C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
 P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ (C<sub>L</sub> + C<sub>S</sub>) V<sub>CC</sub><sup>2</sup> f<sub>o</sub> where f<sub>i</sub> = input frequency, f<sub>o</sub> = output frequency, C<sub>L</sub> = output load capacitance, C<sub>S</sub> = switch capacitance, V<sub>CC</sub> = supply voltage.

# Analog Channel Specifications $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	HC4066	CD74HCT4066	UNITS
Switch Frequency Response Bandwidth at -3dB Figure 2	Figure 5, Notes 6, 7	4.5	200	200	MHz
Cross Talk Between Any Two Switches Figure 3	Figure 4, Notes 7, 8	4.5	-72	-72	dB
Total Harmonic Distortion	Figure 6, 1kHz, V <sub>IS</sub> = 4V <sub>P-P</sub>	4.5	0.022	0.023	%
	Figure 6, 1kHz, V <sub>IS</sub> = 8V <sub>P-P</sub>	9	0.008	N/A	%

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	HC4066	CD74HCT4066	UNITS				
Control to Switch Feedthrough Noise	Figure 7	4.5	200	130	mV				
		9	550	N/A	mV				
Switch "OFF" Signal Feedthrough Figure 3	Figure 8, Notes 7, 8	4.5	-72	-72	dB				
Switch Input Capacitance, CS		-	5	5	pF				

Analog Channel Specifications  $T_A = 25^{\circ}C$  (Continued)


NOTES:

6. Adjust input level for 0dBm at output, f = 1MHz.

7.  $V_{IS}$  is centered at  $V_{CC}/2$ .

8. Adjust input for 0dBm at  $V_{IS}$ .

# **Typical Performance Curves**






FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE

FIGURE 2. SWITCH FREQUENCY RESPONSE,  $V_{CC}$  = 4.5V






FIGURE 3. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY,  $V_{CC}$  = 4.5V

# Analog Test Circuits










FIGURE 5. FREQUENCY RESPONSE TEST CIRCUIT







FIGURE 7. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT










#### FIGURE 6. TOTAL HARMONIC DISTORTION TEST CIRCUIT








FIGURE 10. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



9-Sep-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8950701CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8950701CA CD54HC4066F3A	Samples
CD54HC4066F3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8950701CA CD54HC4066F3A	Samples
CD74HC4066E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4066E	Samples
CD74HC4066EE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4066E	Samples
CD74HC4066M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066M96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066MG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066MT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M	Samples
CD74HC4066PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066	Samples
CD74HC4066PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066	Samples
CD74HC4066PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066	Samples
CD74HC4066PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066	Samples
CD74HC4066PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066	Samples
CD74HCT4066E	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4066E	Samples



9-Sep-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT4066M	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples
CD74HCT4066M96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples
CD74HCT4066M96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples
CD74HCT4066ME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples
CD74HCT4066MT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples
CD74HCT4066MTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

9-Sep-2014

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC4066, CD74HC4066, CD74HCT4066 :

- Catalog: CD74HC4066
- Automotive: CD74HCT4066-Q1
- Military: CD54HC4066

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4066M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4066MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4066PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4066M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT4066MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

22-Jan-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4066M96	SOIC	D	14	2500	367.0	367.0	38.0
CD74HC4066MT	SOIC	D	14	250	367.0	367.0	38.0
CD74HC4066PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
CD74HC4066PWT	TSSOP	PW	14	250	367.0	367.0	35.0
CD74HCT4066M96	SOIC	D	14	2500	367.0	367.0	38.0
CD74HCT4066MT	SOIC	D	14	250	367.0	367.0	38.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated