



64-Channel, Current-Input Analog-to-Digital Converter

Check for Samples: DDC264

FEATURES

- Single-Chip Solution to Directly Measure 64 Low-Level Currents
- **Proven High-Precision, True Integrating** Architecture with 100% Charge Collection
- Easy Upgrade for Existing DDC Family Applications
- Very Low Power: 3mW/channel
- **Extremely Linear:** INL = ±0.025% of Reading ±1.0ppm of FSR
- Low Noise: 6.3ppm of FSR
- Adjustable Full-Scale Range
- **Adjustable Speed**
 - Data Rates up to 6kSPS with 20-bit Performance
 - Integration Times as low as 160µs
- **Daisy-Chainable Serial Interface**
- In-Package Bypass Capacitors Simplify PCB Design

APPLICATIONS

- **CT Scanner DAS**
- **Photodiode Sensors**
- X-Ray Detection Systems

DESCRIPTION

The DDC264 is a 20-bit, 64-channel, current-input analog-to-digital (A/D) converter. It combines both current-to-voltage and A/D conversion so that 64 separate low-level current output devices, such as photodiodes, can be directly connected to its inputs and digitized.

For each of the 64 inputs, the DDC264 uses the proven dual switched integrator front-end. This configuration allows for continuous current integration: while one integrator is being digitized by the onboard A/D converter, the other is integrating the input current. This architecture provides both a very stable offset and a loss-less collection of the input current. Adjustable integration times range from 160µs to 1s, allowing currents from fAs to µAs to be continuously measured with outstanding precision.

The DDC264 has a serial interface designed for daisy-chaining in multi-device systems. Simply connect the output of one device to the input of the next to create the chain. Common clocking feeds all the devices in the chain so that the digital overhead in a multi-DDC264 system is minimal.

The DDC264 uses a +5V analog supply and a +2.7V to +3.6V digital supply. Bypass capacitors within the DDC264 package help minimize the external component requirements. Operating over the temperature range of 0°C to +70°C, the DDC264 BGA-100 package is offered in two versions: the DDC264C for low-power applications, and the DDC264CK when higher speeds are required.



ÆΛ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SBAS368C-MAY 2006-REVISED JULY 2011

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	DDC FAMILY OVERVIEW							
PRODUCT	NO. OF CHANNELS	FULL-SCALE	MAXIMUM DATA RATE	POWER/CHANNEL	PACKAGE- LEAD			
DDC112	2	1000pC	20kSPS	40mW	SO-28			
DDC112K	2	1000pC	3.3kSPS	40mW	TQFP-32			
DDC114	4	350pC	3.3kSPS	13mW	QFN-48			
DDC118	8	350pC	3.3kSPS	13mW	QFN-48			
DDC316	16	12pC	100kSPS	28mW	BGA-64			
DDC232C	32	350pC	3.1kSPS	7mW	BGA-64			
DDC232CK	32	350pC	6.2kSPS	10mW	BGA-64			
DDC264C	64	150pC	3.1kSPS	3mW	BGA-100			
DDC264CK	64	150pC	6.2kSPS	5.5mW	BGA-100			

ORDERING INFORMATION

For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

AVDD to A	GND	–0.3V to +6V		
DVDD to D	GND	–0.3V to +3.6V		
AGND to D	GND	±0.2V		
VREF Input	t to AGND	2.0V to AVDD + 0.3V		
Analog Inpu	ut to AGND	–0.3V to +0.7V		
Digital Inpu	t Voltage to DGND	-0.3V to DVDD + 0.3V		
Digital Outp	out Voltage to DGND	-0.3V to DVDD + 0.3V		
Operating T	emperature	0°C to +70°C		
Storage Te	mperature	–60°C to +150°C		
Junction Te	mperature (T _J)	+150°C		
ESD	Human Body Model (HBM) JEDEC standard 22, test method A114-C.01, all pins	4kV		
Ratings:	Charged Device Model (CDM) JEDEC standard 22, test method A114-C.01, all pins	1kV		

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



ELECTRICAL CHARACTERISTICS

At $T_A = +25^{\circ}$ C, AVDD = +5V, DVDD = +3.0V, VREF = +4.096V, $t_{INT} = 333\mu$ s for DDC264C or 166 μ s for DDC264CK, and Range = 3 (150pC), unless otherwise noted.

			DDC264C			DDC264CH	(
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ANALOG INPUT RANGE								
Range 0		10.5	12.5	14.5	10.5	12.5	14.5	pC
Range 1		47.5	50	52.5	47.5	50	52.5	pC
Range 2		95	100	105	95	100	105	pC
Range 3		142.5	150	157.5	142.5	150	157.5	pC
Negative Full-Scale Range		-0.4% of Po	-0.4% of Positive Full-Scale Range -0.4% of Positive Fu		-0.4% of Positive Full-Scale Range		pC	
DYNAMIC CHARACTERISTICS								
Data Rate			3	3.125		6	6.25	kSPS
Integration Time, t _{INT}		320	333	1,000,000	160	166	1,000,000	μs
System Clock (CLK)	Clkdiv = 0	1		5	1		10	MHz
	Clkdiv = 1	4		20	4		40	MHz
Data Clock (DCLK)				32			32	MHz
Configuration Clock (CLK_CFG)				20			20	MHz
ACCURACY								
Noise, Low-Level Input ⁽¹⁾	Range = 3, $C_{SENSOR}^{(2)}$ = 35pF		6.3			6.3		ppm of FSR ⁽³⁾ , rms
Integral Linearity Error ⁽⁴⁾		±0.025% Rea	ading ± 1.0p	opm FSR, typ	±0.025% Rea	ading ± 1.0	opm FSR, typ	
		±0.05% Rea	ding ±1.5pp	om FSR, max	±0.05% Rea	ding ±1.5pp	om FSR, max	
Resolution	No Missing Codes, Format = 1	20			20			Bits
	No Missing Codes, Format = 0	16			16			Bits
Input Bias Current	$T_{A} = +25^{\circ}C \text{ to } +45^{\circ}C$		±0.5	±5		±0.5	±5	pА
Range Error Match ⁽⁵⁾			0.1	0.5		0.1	0.5	% of FSR
Range Sensitivity to VREF	VREF = 4.096 ±0.1V		1:1			1:1		
Offset Error			±500	±1000		±500	±1000	ppm of FSR
Offset Error Match ⁽⁵⁾			±150			±150		ppm of FSR
DC Bias Voltage ⁽⁶⁾	Low-Level Input (< 1% FSR)		±0.1	±1		±0.1	±1	mV
Power-Supply Rejection Ratio	At dc		100	±300		100	±300	ppm of FSR/V

Input is less than 1% of full-scale.
 C_{SENSOR} is the capacitance seen at the DDC264 inputs from wiring, photodiode, etc.

(3) FSR is full-scale range.

(4) A best-fit line is used in measuring nonlinearity.
(5) Matching between side A and side B of the same input.

(6) Voltage produced by the DDC264 at its input that is applied to the sensor.

SBAS368C - MAY 2006 - REVISED JULY 2011

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = +25^{\circ}C$, AVDD = +5V, DVDD = +3.0V, VREF = +4.096V, $t_{INT} = 333\mu s$ for DDC264C or 166 μs for DDC264CK, and Range = 3 (150pC), unless otherwise noted.

			DDC264C		DDC264CK			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
PERFORMANCE OVER TEMPERATUR	E							
Offset Drift			±0.5	5(7)		±0.5	5(7)	ppm of FSR/°C
Offset Drift Stability			±0.2	2(7)		±0.2	2(7)	ppm of FSR/minute
DC Bias Voltage Drift ⁽⁸⁾			±3			±3		μV/°C
Input Bias Current Drift	$T_A = +25^{\circ}C$ to $+45^{\circ}C$		0.01	1 ⁽⁷⁾		0.01	1 ⁽⁷⁾	pA/°C
Range Drift ⁽⁹⁾			25	50		25	50	ppm/°C
Range Drift Match ⁽¹⁰⁾			±5			±5		ppm/°C
REFERENCE								
Voltage		4.000	4.096	4.200	4.000	4.096	4.200	V
Input Current ⁽¹¹⁾	Average Value with $t_{INT} = 333 \mu s$		825					μA
	Average Value with $t_{INT} = 166 \mu s$					1650		μA
DIGITAL INPUT/OUTPUT								
Logic Levels								
V _{IH}		0.8 DVDD		DVDD + 0.1	0.8 DVDD		DVDD + 0.1	V
V _{IL}		-0.1		0.2 DVDD	-0.1		0.2 DVDD	V
V _{OH}	$I_{OH} = -500 \mu A$	DVDD - 0.4			DVDD - 0.4			V
V _{OL}	$I_{OL} = 500 \mu A$			0.4			0.4	V
Input Current (I _{IN})	$0 < V_{IN} < DVDD$			±10			±10	μA
Data Format ⁽¹²⁾		S	traight Bina	ry	Straight Binary			
POWER-SUPPLY REQUIREMENTS								
Analog Power-Supply Voltage (AVDD)		4.75	5.0	5.25	4.9	5.0	5.1	V
Digital Power-Supply Voltage (DVDD)		2.7	3.3	3.6	2.7	3.3	3.6	V
Supply Current								
Analog Current			34			60		mA
Digital Current			7.5			15		mA
Total Power Dissipation			192	256		350		mW
Per Channel Power Dissipation			3	4		5.5		mW/Channel

(7) Ensured by design; not production tested.

(8) Voltage produced by the DDC264 at its input that is applied to the sensor.

(9) Range drift does not include external reference drift.

(10) Matching between side A and side B of the same input.

(11) Input reference current decreases with increasing t_{INT} (see the *Voltage Reference* section).

(12) Data format is Straight Binary with a small offset. The number of bits in the output word is controlled by the Format bit.

THERMAL INFORMATION

		DDC264C, DDC264CK	
		ZAW Package	UNITS
		100 Balls	
θ_{JA}	Junction-to-ambient thermal resistance	25.7	
θ_{JCtop}	Junction-to-case (top) thermal resistance	9.8	
θ_{JB}	Junction-to-board thermal resistance	7.1	°C (M)
Ψ _{JT}	Junction-to-top characterization parameter	0.1	C/W
Ψ _{JB}	Junction-to-board characterization parameter	7.0	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



PIN CONFIGURATION

ZAW PACKAGE 9mm × 9mm BGA (TOP VIEW)

				Col	umns						
к	J	н	G	F	Е	D	С	В	А		
IN39	IN40		IN45	IN16	IN49	IN51	IN55	IN57	IN58	1	
IN38	IN7 O	IN41 〇	IN12	IN48	IN19	IN20	IN23	IN25	IN26	2	
IN37 〇	IN6	IN9 ()	IN44 ()	IN15	IN50	IN53	IN56	IN60	IN59	3	
IN3	IN5 ()	IN42	IN11	IN47 ()	IN18	IN21	IN28	IN27	IN32	4	
IN34	IN35	IN10	IN43	IN14	IN52	IN54	IN61	IN62	IN63	5	Ro
IN33	IN4 O	IN36	IN13	IN46	IN17	IN22	IN29	IN30	IN31	6	WS
IN1 〇	IN2 ()							IN24	IN64	7	
										8	
	AVDD		AVDD	AVDD			RST	DIN_CFG	CLK_CFG	9	
CONV				CLK O						10	

PIN DESCRIPTIONS

PIN	LOCATION	FUNCTION	DESCRIPTION
IN1-IN64	Rows 1-6, A7, B7, J7, K7	Analog input	Analog inputs for channels 1 to 64
QGND	G7, H7	Analog	Quiet analog ground; see the guidelines described in the Layout section
AGND	A8, B8, C7, C8, D7, E7, F7, F8, H8, J8. K8	Analog	Analog ground
DGND	D9, E9, H10, J10	Digital	Digital ground
AVDD	F9, G8, G9, H9, J9, K9	Analog	Analog power supply, +5V nominal
VREF	D8, E8	Analog input	External voltage reference input, +4.096V nominal
DVALID	G10	Digital output	Data valid output, active low
DIN_CFG	В9	Digital input	Configuration register data input
CLK_CFG	A9	Digital input	Configuration register clock input
RESET	C9	Digital input	Digital reset, active low
DVDD	D10, E10	Digital	Digital power supply, +3.3V nominal
CONV	K10	Digital input	Conversion control input: 0 = integrate on side B; 1 = integrate on side A
DIN	B10	Digital input	Serial data input
DOUT	A10	Digital output	Serial data output
CLK	F10	Digital input	Master clock input
DCLK	C10	Digital input	Serial data clock input

SBAS368C-MAY 2006-REVISED JULY 2011

INTEGRAL NONLINEARITY 70 Integral Nonlinearity (ppm of Full-Scale) DDC264C, 3kSPS Integral Nonlinearity (ppm of Full-Scale) 60 Range 0 50 40 Range 3 30 20 10 0 Range 2 -10 Range -20 -30 100k 200k 300k 400k 500k 600k 700k 800k 900k 1M 0 Input (ppm of Full-Scale)

Figure 1.

INTEGRAL NONLINEARITY **ENVELOPE OF ALL 64 CHANNELS**



Figure 3.





At $T_A = +25^{\circ}C$, unless otherwise indicated.



Figure 2.

INTEGRAL NONLINEARITY **ENVELOPE OF ALL 64 CHANNELS**



Figure 4.

INTEGRAL NONLINEARITY vs TEMPERATURE



Figure 6.



SBAS368C-MAY 2006-REVISED JULY 2011



www.ti.com

TYPICAL CHARACTERISTICS (continued)













Figure 11.



INPUT BIAS CURRENT vs TEMPERATURE



OFFSET DRIFT STABILITY OVER TIME HISTOGRAM



60

70

www.ti.com





Percentage of Input (%) Figure 15.

DC BIAS VOLTAGE vs INPUT PERCENTAGE



Figure 16.

0

0 10 20 30 40 50 60 70 80 90 100





Figure 17. NOISE vs C_{SENSOR}



Table 1. NOISE vs C_{SENSOR}⁽¹⁾

					CSENSOR				
RANGE	0pF	10pF	30pF	43pF	57pF	100pF	270pF	470pF	1000pF
				pp	om of FSR, r	ms			
Range 0: 12.5pC	16	20	30	37	44	71	160	270	510
Range 1: 50pC	6.4	7.4	10	12	14	21	45	74	130
Range 2: 100pC	5.1	5.5	7.1	8	9.1	12	25	39	71
Range 3: 150pC	4.8	5	6	6.5	7.2	9.6	17	27	49
					fC, rms				
Range 0: 12.5pC	0.20	0.25	0.38	0.46	0.55	0.89	2.0	3.38	6.38
Range 1: 50pC	0.32	0.37	0.53	0.62	0.73	1.09	2.29	3.73	6.88
Range 2: 100pC	0.51	0.55	0.71	0.80	0.91	1.28	2.50	3.97	7.16
Range 3: 150pC	0.72	0.75	0.90	0.98	1.08	1.45	2.67	4.14	7.36
				E	lectrons, rm	IS			
Range 0: 12.5pC	1250	1560	2340	2890	3430	5540	12480	21070	39790
Range 1: 50pC	2010	2310	3340	3910	4570	6800	14200	23300	42900
Range 2: 100pC	3220	3440	4450	5000	5680	7990	15600	24800	44700
Range 3: 150pC	4530	4730	5610	6120	6770	9050	16700	25800	45900

(1) Noise in Table 1 is expressed in three different units for reader convenience. The first section lists noise in units of parts per million of full-scale range; the second section shows noise as an equivalent input charge (in fC); and the third section converts noise to electrons.

THEORY OF OPERATION

General Description

A dual switched integrator input channel for the DDC264 is shown in Figure 19. The DDC264 contains 64 identical input channels that perform the function of current-to-voltage integration followed by a multiplexed A/D conversion. Each input has two integrators so that the current-to-voltage integration can be continuous in time. The DDC264 continuously integrates the input signal by switching integrations between side A and side B.

For example, while side A integrates the input signal, the side B outputs are digitized by the onboard ADC. This integration and A/D conversion process is controlled by the convert pin, CONV. The results from side A and side B of each signal input are stored in a serial output shift register. The DVALID output goes low when the shift register data are ready to be retrieved.



Figure 19. Dual Switched Integrator Architecture



Basic Integration Cycle

The topology of the front end of the DDC264 is an analog integrator as shown in Figure 20. In this diagram, only input IN1 is shown. The input stage consists of an operational amplifier, a selectable feedback capacitor network (C_F), and several switches that implement the integration cycle. The timing relationships of all of the switches shown in Figure 20 are illustrated in Figure 21. Figure 21 conceptualizes the operation of the integrator input stage of the DDC264 and should not be used as an exact timing tool for design.

See Figure 22 for the block diagrams of the reset, integrate, wait, and convert states of the integrator section of the DDC264. This internal switching network is controlled externally with the convert pin (CONV) and the system clock (CLK). For the best noise performance, CONV must be synchronized with the falling edge of CLK. It is recommended that CONV toggle within ±10ns of the falling edge of CLK.

The noninverting inputs of the integrators are connected to the QGND pin. Consequently, the DDC264 analog ground, QGND, should be as clean as possible. In Figure 20, the feedback capacitors (C_F) are shown in parallel between the inverting input and output of the operational amplifier. At the beginning of a conversion, the switches $S_{A/D}$, S_{INTA} , S_{INTB} , S_{REF1} , S_{REF2} , and S_{RESET} are set (see Figure 21).

SBAS368C-MAY 2006-REVISED JULY 2011

At the completion of an A/D conversion, the charge on the integration capacitor (C_F) is reset with S_{REF1} and S_{RESET} (see Figure 21 and Figure 22a). This process is done during reset. In this manner, the selected capacitor is charged to the reference voltage, VREF. Once the integration capacitor is charged, S_{REF1} and S_{RESET} are switched so that VREF is no longer connected to the amplifier circuit while it waits to begin integrating (see Figure 22b). With the rising edge of CONV, S_{INTA} closes, which begins the integration of side A. This process puts the integrator stage into its integrate mode (see Figure 22c).

Charge from the input signal is collected on the integration capacitor, causing the voltage output of the amplifier to decrease. The falling edge of CONV stops the integration by switching the input signal from side A to side B (S_{INTA} and S_{INTB}). Prior to the falling edge of CONV, the signal on side B was converted by the A/D converter and reset during the time that side A was integrating. With the falling edge of CONV, side B starts integrating the input signal. At this point, the output voltage of the side A operational amplifier is presented to the input of the A/D converter (see Figure 22d).

A special elecrostatic discharge (ESD) structure protects the inputs but does not increase current leakage on the input pins.



Figure 20. Basic Integration Configuration

Texas INSTRUMENTS











Integration Capacitors

There are four different capacitor configurations available on-chip for both sides of every channel in the DDC264. These internal capacitors are trimmed in production to achieve the specified performance for range error of the DDC264. The range control bits (Range[1:0]) set the capacitor value for all integrators. Consequently, all inputs and both sides of each input always have the same full-scale range. Table 2 shows the capacitor value selected for each range selection.

DANCE	RANGE CONTROL BITS		<u> </u>	INPUT
RANGE	Range[1]	Range[0]	U _F	RANGE
0	0	0	3pF	–0.04 to 12.5pC
1	0	1	12.5pF	–0.2 to 50.0pC
2	1	0	25pF	–0.4 to 100pC
3	1	1	37.5pF	–0.6 to 150pC

Table 2. Range Selection

Voltage Reference

The external voltage reference is used to reset the integration capacitors before an integration cycle begins. It is also used by the A/D converter while the converter is measuring the voltage stored on the integrators after an integration cycle ends. During this sampling, the external reference must supply the charge needed by the A/D converter. For an integration time of 333μ s, this charge translates to an average VREF current of approximately 825μ A. The

SBAS368C-MAY 2006-REVISED JULY 2011

amount of charge needed by the A/D converter is independent of the integration time; therefore, increasing the integration time lowers the average current. For example, an integration time of 800µs lowers the average VREF current to 340µA.

It is critical that VREF be stable during the different modes of operation (see Figure 22). The A/D converter measures the voltage on the integrator with respect to VREF. Because the integrator capacitors are initially reset to VREF, any drop in VREF from the time the capacitors are reset to the time when the converter measures the integrator output introduces an offset. It is also important that VREF be stable over longer periods of time because changes in VREF correspond directly to changes in the full-scale range. Finally, VREF should introduce as little additional noise as possible.

For these reasons, it is strongly recommended that the external reference source be buffered with an operational amplifier, as shown in Figure 23. In this circuit, the voltage reference is generated by a +4.096V reference. A low-pass filter to reduce noise connects the reference to an operational amplifier configured as a buffer. This amplifier should have low noise and input/output common-mode ranges that support VREF. Even though the circuit in Figure 23 might appear to be unstable because of the large output capacitors, it works well for the OPA350. It is **not** recommended that series resistance be placed in the output lead to improve stability because this can cause a drop in VREF, which produces large offsets.



(1) Ceramic X5R capacitors are recommended.

Figure 23. Recommended External Voltage Reference Circuit for Best Low-Noise Operation

Frequency Response

The frequency response of the DDC264 is set by the front-end integrators and is that of a traditional continuous time integrator, as shown in Figure 24. By adjusting the integration time, t_{INT} , the user can change the 3dB bandwidth and the location of the notches in the response. The frequency response of the A/D converter that follows the front-end integrator is of no consequence because the converter samples a held signal from the integrators. That is, the input to the A/D converter is always a dc signal. The output of the front-end integrators are sampled; therefore, aliasing can occur. Whenever the frequency of the input signal exceeds one-half of the sampling rate, the signal folds back down to lower frequencies.



Figure 24. Frequency Response

DIGITAL INTERFACE

The digital interface of the DDC264 sends the digital results via a synchronous serial interface that consists of a data clock (DCLK), a valid data pin (DVALID), a serial data output pin (DOUT), and a serial data input pin (DIN). The integration and conversion process is fundamentally independent of the data retrieval process. Consequently, the CLK and DCLK frequencies need not be the same, though for best performance, it is highly recommended that they be derived from the same clocking source to keep the phase relationship constant. DIN is only used when multiple converters are cascaded and should be tied to DGND otherwise. Depending on t_{INT}, CLK, and DCLK, it is possible to daisy-chain multiple converters. This option greatly simplifies the interconnection and routing of the digital outputs in those applications where a large number of converters are needed. Configuration of the DDC264 is set by a dedicated register addressed using the DIN_CFG and CLK_CFG pins.



System and Data Clocks (CLK and DCLK)

The system clock is supplied to CLK and the data clock is supplied to DCLK. It is recommended that the CLK pin be driven by a free-running clock source (that is, do not start and stop CLK between conversions). Make sure the clock signals are clean—avoid overshoot or ringing. For best performance, generate both clocks from the same clock source. Disable DCLK by taking it low after the data have been shifted out and while CONV is transitioning.

When using multiple DDC264s, pay close attention to the DCLK distribution on the printed circuit board (PCB). In particular, make sure to minimize skew in the DCLK signal because this can lead to timing violations in the serial interface specifications. See the *Cascading Multiple Converters* section for more details.

Data Valid (DVALID)

The **DVALID** signal indicates that data are ready. Data retrieval may begin after DVALID goes low. This signal is generated using an internal clock divided down from the system clock, CLK. The phase relationship between this internal clock and CLK is set when power is first applied and is random. Because the user must synchronize CONV with CLK, the DVALID signal has a random phase relationship with CONV. This uncertainty is ±1/f_{CLK}. Polling concern about DVALID eliminates any this relationship. If the data readback is timed from CONV, make sure to wait for the required amount of time.

Reset (RESET)

<u>The DDC264</u> is reset asynchronously by taking the RESET input low, as shown in Figure 25. Make sure the release pulse is a minimum of t_{RST} wide. It is very important that RESET is glitch-free to avoid unintentional resets. The Configuration Register must be programmed immediately afterwards. After programming the DDC264, wait at least four conversions before using the data.



Figure 25. Reset Timing



TIMING EXAMPLES

Figure 26 shows a few integration cycles beginning

after the device has been powered up, reset, and the

Configuration Register has been programmed. The

top signal is CONV and is supplied by the user. The

integration status trace indicates which side is integrating. As described in the data sheet, DVALID

goes active low when data are ready to be retrieved from the DDC264. It stays low until DCLK is taken

high and then back low by the user. The text below

the DVALID pulse indicates the side of the data available to be read. The arrow is used to match the

data to the corresponding integration. Table 3 shows

the timing specifications for Figure 26.

www.ti.com

SBAS368C-MAY 2006-REVISED JULY 2011

Integration Time

The minimum t_{INT} depends on which device is being used. The minimum time scales directly with the internal clock frequency. For the DDC264C, with an internal clock frequency of 5MHz, the minimum time is 320µs. For the DDC264CK, with an internal clock frequency of 10MHz, the minimum time is 166us. If the minimum integration time is violated, the DDC264 stops continuously integrating the input signal. To return to normal operation (that is, continuous integration) after a violation of the minimum tINT specification, perform three integrations that each last for a minimum of 5000 internal clock periods. In other words, integrate three times with each integration lasting for at least 1ms when using an internal clock frequency of 5MHz. During this time, ignore the DVALID pin. Once the three integrations complete, normal continuous operation resumes, and data can be retrieved.



Figure 26. Integration Sequence Timing

		Internal C	DDC264C Clock Frequenc	y = 5MHz	Internal C			
SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
t _{INT}	Integration time	320		1,000,000	160			μs
t _{DR}	Time until data ready		276.4 ± 0.4			138.2 ± 0.2		μs

Table 3. Timing Specifications for Figure 26



SBAS368C - MAY 2006 - REVISED JULY 2011

DATA FORMAT

The serial output data are provided in an offset binary code as shown in Table 4. The Format bit in the Configuration Register selects how many bits are used in the output word. When Format = 1, 20 bits are used. When Format = 0, the lower four bits are truncated so that only 16 bits are used. Note that the LSB size is 16 times bigger when Format = 0. An offset is included in the output to allow slightly negative inputs (for example, from board leakages) from clipping the reading. This offset is approximately 0.4% of the positive full-scale.

DATA RETRIEVAL

The data from the last conversion are available for retrieval on the falling edge of DVALID (see Figure 27 and Table 5). Data are shifted out on the falling edge of the data clock, DCLK.

Make sure not to retrieve data around changes in CONV because this change can introduce noise. Stop activity on DCLK at least 2µs before or after a CONV transition.

Setting the Format bit = 0 (16-bit output word) reduces the time needed to retrieve data by 20% because there are fewer bits to shift out. This technique can be useful in multichannel systems requiring only 16 bits of resolution.

Table 4. Ideal Outbut Code' / vs indut Sidna	Table 4	Ideal	Output	Code ⁽¹⁾ vs	Input	Signa
----------------------------------------------	---------	-------	--------	------------------------	-------	-------

INPUT SIGNAL	IDEAL OUTPUT CODE FORMAT = 1	IDEAL OUTPUT CODE FORMAT = 0
≥ 100% FS	1111 1111 1111 1111 1111	1111 1111 1111 1111
0.001531% FS	0000 0001 0000 0001 0000	0000 0001 0000 0001
0.001436% FS	0000 0001 0000 0000 1111	0000 0001 0000 0000
0.000191% FS	0000 0001 0000 0000 0010	0000 0001 0000 0000
0.000096% FS	0000 0001 0000 0000 0001	0000 0001 0000 0000
0% FS	0000 0001 0000 0000 0000	0000 0001 0000 0000
-0.3955% FS	0000 0000 0000 0000 0000	0000 0000 0000 0000

(1) Excludes the effects of noise, INL, offset, and gain errors.





SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNITS
t _{PDCDV}	Propagation delay from falling edge of CLK to DVALID Low	10			ns
t _{PDDCDV}	Propagation delay from falling edge of DCLK to DVALID High	5			ns
t _{HDDODV}	Hold time that DOUT is valid before the falling edge of DVALID		400		ns
t _{HDDODC}	Hold time that DOUT is valid after falling edge of DCLK	4			ns
t _{PDDCDO} ⁽¹⁾	Propagation delay from falling edge of DCLK to valid DOUT			25	ns

Table 5. Timing for DDC264 Data Retrieval

(1) With a maximum load of one DDC264 (4pF typical) with an additional load of 5pF.



SBAS368C-MAY 2006-REVISED JULY 2011

www.ti.com

Cascading Multiple Converters

Multiple DDC264 devices can be connected in a serial configuration; see Figure 28.

DOUT can be used with DIN to daisy-chain multiple DDC264 devices together to minimize wiring. In this mode of operation, the serial data output is shifted through multiple DDC264s; see Figure 28. Figure 29 shows the timing diagram when the DIN input is used to daisy-chain several devices. Table 6 gives the timing specification for data retrieval using DIN.



Figure 28. Daisy-Chained DDC264s



Figure 29. Timing Diagram When Using DDC264 DIN Function; See Figure 28

Table 6	. Timing for	DDC264	Data	Retrieva	Usin	g DIN	

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{STDIDC}	Set-up time from DIN to falling edge of DCLK	10			ns
t _{HDDIDC}	Hold time for DIN after falling edge of DCLK	10			ns

Retrieval Before CONV Toggles

Data retrieval should occur before CONV toggles. Data retrieval begins soon after DVALID goes low and finishes before CONV toggles, as shown in Figure 30. For best performance, data retrieval must stop t_{SDCV} before CONV toggles. This method is most appropriate for longer integration times. The maximum time available for readback is (t_{INT} $t_{CMDR} - t_{SDCV}$). The maximum number of DDC264s that can be daisy-chained together (Format = 1) is calculated by Equation 1:

 $t_{INT} - (t_{DR} + t_{SDCV})$

 $(20 \times 64)\tau_{\text{DCLK}}$

NOTE: $(16 \times 64)T_{DCLK}$ is used for Format = 0, where T_{DCLK} is the period of the data clock. For example, if t_{INT} = 1000µs and DCLK = 20MHz, the maximum number of DDC264s with Format = 1 is shown in Equation 2:

$$\frac{1000\mu \text{s} - 278.4\mu \text{s}}{(1280)(50\text{ns})} = 11.5 \rightarrow 11 \text{ DDC264s}$$
(2)

(or 14 DDC264s for Format = 0)



Figure 30. Readback Before CONV Toggles

Tabla	7	Timina	for	Poadback
rable	1.	Immg	TOF	Reaupack

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNITS
t _{SDCV}	Data retrieval shutdown before or after edge of CONV	2			μs



Retrieval After CONV Toggles

For shorter integration times, more time is available if data retrieval begins after CONV toggles and ends before the new data are ready. Data retrieval must wait t_{SDCV} after CONV toggles before beginning. See Figure 31 for an example of this timing sequence. The maximum time available for retrieval is t_{DR} – $(t_{SDCV} + t_{HDDODV})$, regardless of t_{INT} . The maximum number of DDC264s that can be daisy-chained together with Format = 1 is calculated by Equation 3:

$$(20 \times 64)\tau_{\rm DCLK} \tag{3}$$

NOTE: $(16 \times 64) \tau_{DCLK}$ is for Format = 0.

For DCLK = 20MHz, the maximum number of DDC264s is four (or five for Format = 0).

Retrieval Before and After CONV Toggles

SBAS368C-MAY 2006-REVISED JULY 2011

For the absolute maximum time for data retrieval, data can be retrieved before and after CONV toggles. Nearly all of $t_{\rm INT}$ is available for data retrieval. Figure 32 illustrates how this process is done by combining the two previous methods. Pause the retrieval during CONV toggling to prevent digital noise, as discussed previously, and finish before the next data are ready. The maximum number of DDC264s that can be daisy-chained together with Format = 1 is:

$$\frac{t_{\text{INT}} - (t_{\text{SDCV}} + t_{\text{SDCV}} + t_{\text{HDDODV}})}{(20 \times 64)\tau_{\text{DCLK}}}$$

NOTE: $(16 \times 64) \tau_{DCLK}$ is used for Format = 0.

For t_{INT} = 400µs and DCLK = 20MHz, the maximum number of DDC264s is six (or seven for Format = 0).



Figure 31. Readback After CONV Toggles



Figure 32. Readback Before and After CONV Toggles

(4)

CONFIGURATION REGISTER Read and Write Operations

The Configuration Register must be programmed after power-up <u>or a device reset</u>. The DIN_CFG, CLK_CFG, and RESET pins are used to write to this register. When beginning a write operation, hold CONV low and strobe RESET; see Figure 33. Then begin shifting in the configuration data on DIN_CFG. Data are written to the Configuration Register most significant bit first. The data are internally latched on the falling edge of CLK_CFG. Partial writes to the Configuration Register are not allowed—make sure to send all 16 bits when updating the register.

Optional readback of the Configuration Register is available immediately after the write sequence. During readback, 320 '0's, then the 16-bit configuration data followed by a 4-bit revision ID and the check pattern are shifted out on the DOUT pin on the rising edge of DCLK. The check pattern can be used to check or verify the DOUT functionality.



www.ti.com

NOTE: With Format = 1, the check pattern is 300 bits, with only the last 72 bits non-zero. This sequence of outputs is repeated twice for each DDC264 and daisy-chaining is supported in configuration readback. Table 8 shows the check pattern configuration during readback. Table 9 shows the timing for the Configuration Register read and write operations. Strobe CONV to begin normal operation.

Table 8. Check Pattern During Readback

Format Bit	Check Pattern (Hex)	Total Readback Bits
0	180 0s, 30F066012480F6h	1024
1	228 0s, 30F066012480F69055h	1280



- (1) CLK must be running during Configuration Register write and read operations.
- (2) In 16-bit mode (FORMAT = 0), only 256 0s are read before the Configuration Register write and read operations.

Figure 33. Configuration Register Write and Read Operations

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{WTRST}	Wait Required from Reset High to First Rising Edge of CLK_CFG	2			μs
t _{WTWR}	Wait Required from Last CLK_CFG of Write Operation to First DCLK of Read Operation	2			μs
t _{STCF}	Set-Up Time from DIN_CFG to Falling Edge of CLK_CFG	10			ns
t _{HDCF}	Hold Time for DIN_CFG After Falling Edge of CLK_CFG	10			ns
t _{RST}	Pulse Width for RESET Active	1			μs

Table 9. Timing for the Configuration Register Read/Write

Configuration Register Bit Assignments

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0	0	Clkdiv	0	0	Range[1]	Range[0]	Format
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Version	0	0	Reserved	0	0	0	Test

Bits 15:14 These bits must always be set to '0'.

Bit 13 Clkdiv

The Clkdiv input enables an internal divider on the system clock as shown in Table 10. When Clkdiv = 1, the system clock is divided by 4. This configuration allows a system clock that is faster by a factor of four, which in turn provides a finer quantization of the integration time, because the CONV signal must be synchronized with the system clock for the best performance.

0 = Internal clock divider set to 1

1 = Internal clock divider set to 4

Table 10. Clkdiv Operation

	Clkdiv Bit	CLK Divider Value	CLK Frequency	Internal Clock Frequency						
	0	1	5MHz	5MHz						
	1	4	20MHz	5MHz						
Bits 12:11	These bit	s must always be	set to '0'.							
Bits 10:9	Range[1:0	0]								
	These bits	set the full-scale ra	ange.							
	00	= Range 0 = 12.5	рС	10 = Range 2 = 100.0pC						
	01	= Range 1 = 50.0	pC	11 = Range 3 = 150.0pC						
Bit 8	Format									
	Format se	lects how many bits	s are used in the data ou	itput word.						
	0 = 16-bit	output								
	1 = 20-bit	output								
Bit 7	Version									
	This bit m	ust be set to match	the device being used.							
	Must be se	et to '0' for DDC264	IC.							
	Must be se	et to '1' for DDC264	ICK.							
Bits 6:5	These bit	s must always be	set to '0'.							
Bit 4	Reserved									
	This bit is	reserved and must	be set to '0'.							
Bits 3:1	These bit	s must always be	set to '0'.							
Bit 0	Test									
	When Tes integrators to the inpu	t Mode is used, the s to enable the user uts.	e inputs (IN1 through IN6 to measure a <i>zero</i> inpu	 are disconnected from the t signal regardless of the current 						
	0 = TEST 1 = TEST	mode off mode on								

LAYOUT

Power Supplies and Grounding

SBAS368C - MAY 2006 - REVISED JULY 2011

Both AVDD and DVDD should be as quiet as possible. It is particularly important to eliminate noise from AVDD that is non-synchronous with the DDC264 operation. Figure 34 illustrates how to supply power to the DDC264. Each DDC264 has internal bypass capacitors on AVDD and DVDD; therefore, the only external bypass capacitors typically needed are 10μ F ceramic capacitors, one per PCB. It is recommended that both the analog and digital grounds (AGND and DGND) be connected to a single ground plane on the PCB.



Figure 34. Power-Supply Connections

Shielding Analog Signal Paths

As with any precision circuit, careful PCB layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and QGND. The analog input pins are high-impedance and extremely sensitive to extraneous noise. The QGND pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the input bias current of the DDC264 if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.

POWER-UP SEQUENCING

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in Figure 35. The analog supply must come up before or at the same time as the digital supply. At this time, begin supplying the master clock signal to the CLK pin. Wait for time t_{POR} , then give a RESET pulse. After releasing RESET, the Configuration Register must be written to. Table 11 shows the timing for the power-up sequence.



Figure 35. DDC264 Timing Diagram at Power-Up

Table 11. Timing for DDC264 Power-Up Sequence

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{POR}	Wait after power-up until reset	250			ms



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January, 2011) to Revision C	Page
Updated Table 1; revised values for Range 0 performance in fC and Electrons	
Changes from Revision A (January, 2011) to Revision B	Page

Changes from Revision A (January, 2011) to Revision B

Changed second paragraph of Basic Integration Cycle section to correct CONV timing description error 11



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DDC264CKZAW	ACTIVE	NFBGA	ZAW	100	168	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	DDC264K	Samples
DDC264CKZAWR	ACTIVE	NFBGA	ZAW	100	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	DDC264K	Samples
DDC264CZAW	ACTIVE	NFBGA	ZAW	100	168	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	DDC264	Samples
DDC264CZAWR	ACTIVE	NFBGA	ZAW	100	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	DDC264	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



18-Jan-2016

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZAW (S-PBGA-N100)

PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. This is a Pb-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated