

Data sheet acquired from Harris Semiconductor SCHS070B – Revised June 2003

CMOS Dual 4-Bit Latch

High-Voltage Types (20-Volt Rating)

CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE controls. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

The CD4508B is similar to industry type MC14508.

Features:

- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: tpHL = tpLH = 70 ns (typ.) at VDD = 10 V and CL = 50 pF
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at VDD = 5 V

2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

 Meets all requirements of JEDEC Tentative Standard No. 13B,"Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:


- Buffer storage
- Holding registers
- Data storage and multiplexing

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE. (VDD)

| DO 3011 E. 10E1/1GE 151114E, (1DD) | |
|--|--|
| Voltages referenced to VSS Terminal)0.5V to +20V | |
| INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V | |
| DC INPUT CURRENT, ANY ONE INPUT | |
| POWER DISSIPATION PER PACKAGE (PD): | |
| For T _A = -55°C to +100°C | |
| For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW | |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR | |
| FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) | |
| OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C | |
| STORAGE TEMPERATURE RANGE (T _{stq})65°C to +150°C | |
| LEAD TEMPERATURE (DURING SOLDERING): | |
| At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max | |

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| | V _{DD} | LIM | IITS | |
|--|-----------------|------|------|-------|
| CHARACTERISTIC | (V) | Min. | Max. | UNITS |
| Supply-Voltage Range (For TA = Full Package- Temperature Range) | | 3 | 18 | V |
| | 5 | 200 | _ | |
| Reset Pulse Width, tW(R) | 10 | 140 | - | |
| | 15 | 100 | _ | |
| | 5 | 140 | _ | 1 |
| Strobe Pulse Width, tW(st) | 10 | 80 | - | |
| | 15 | 70 | |] |
| | 5 | 50 | _ | ns |
| Setup Time, t _{SU} | 10 | 30 | - | 1 |
| | 15 | 20 | _ | |
| | 5 | 0 | |] . |
| Hold Time, t _H | 10 | 0 | _ | |
| | 15 | 0 | _ | |



CD4508B Types




Fig.2 – Typical output low (sink) current characteristics.




Fig.3 – Minimum output low (sink) current characteristics.




Fig.4 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- | CONE | IS | LIMIT | S AT II | NDICAT | ED TEN | /PERA | UNIT | | | |
|--|----------|-----------------|-----------------|---------|--------|--------|-------|---------|-------------------|--------------------|--------|
| 12116 | Vo | VIN | V _{DD} | -55 | -40 | +85 | +125 | Min. | +25 Typ. | Max. | } |
| | (V) | (V) | 5 | 5 | 5 | 150 | 150 | 171111. | - | - | - |
| Quiescent Device Current, | - | 0,5 | 10 | 10 | 10 | 300 | 300 | - | 0.04 | 5 10 | |
| IDD Max. | | 0,10 | 15 | 20 | 20 | 600 | 600 | _ | 0.04 | 20 | μА |
| | - | 0,15 | 20 | 100 | 100 | 3000 | 3000 | _ | 0.04 | 100 | |
| | _ | | | | | | | | | 100 | |
| Output Low (Sink! Current | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | | ľ |
| IOL Min. | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | | |
| Output High | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 34 | 6.8 | | mA |
| | 4,6 | 0,5 | 5 | -0.64 | | -0.42 | -0.36 | -0.51 | -1 | - | '''^ |
| (Source) Current, | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - | |
| IOH Min. | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | .' | |
| | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | | |
| Output Voltage: Low-Level, | - | 0,5 | 5 | | | .05 | | - | 0 | 0,05 | |
| VOL Max. | _ | 0,10 | 10 | | | .05 | | - | 0 | 0.05 | |
| | - | 0,15 | 15 | | | .05 | | _ | 0 | 0.05 | v - |
| Output Voltage: | | 0,5 | 5 | 4.95 | | | | 4.95 | 5 | _ | |
| High-Level, -VOH Min. | | 0,10 | 10 | | 9 | .95 | | 9.95 | 10 | | |
| AOH MIII. | _ | 0,15 | 15 | | 14 | .95 | | 14.95 | 15 | ±(** . | |
| Input Low | 0.5, 4.5 | _ | 5 | | 1 | .5 | | _ | _ | 1.5 | *** |
| Voltage, | 1, 9 | | 10 | | | 3 | | | - 122 | 3 | 6 × 40 |
| VIL Max. | 1.5,13.5 | - | 15 | | | 4 | · | _ | | 4 | ., |
| Input High | 0.5, 4.5 | _ | 5 | | 3 | 1.5 | | 3.5 | _ | _ | V |
| Voltage, | 1, 9 | _ | 10 | | | 7 | | 7 | | _ | |
| VIH Min. | 1.5,13.5 | - - | 15 | | • | 1 | , | 11 | _ | _ | |
| Input Current IJN Max. | - | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10 ⁻⁵ | ±0.1 | μΑ |
| 3-State Output Leakage Gurrent IOUT Max. | 0,18 | 0,18 | 18 | ±0.4 | ±0.4 | ±12 | ±12 | 7 | ±10-4 | ±0.4 | μΑ |




Fig. 7 — Logic diagram (A-Section), 1 of 4 identical latches with common output disable, reset, and strobe.




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay time as a function of load capacitance (strobe to data out).





Fig. 8 — Typical power dissipation as a function of frequency.

CD4508B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω , unless otherwise specified.

| CHARACTERISTIC | TEST | | Lin | MITS | |
|-------------------------------------|------------|-----|------|------|----------|
| CHARACTERISTIC | CONDITIONS | VDD | Тур. | Max. | UNITS |
| | | 5 | 100 | 200 | |
| Transition Time, tth, ttl | İ | 10 | 50 | 100 | |
| | | 15 | 40 | 80 | |
| | | 5 | 100 | 200 | 1 |
| Minimum Reset Pulse Width, tW(R) | İ | 10 | 70 | 140 | <u> </u> |
| | | 15 | 50 | 100 | |
| | | 5 | 70 | 140 | ĺ |
| Minimum Strobe Pulse Width, tW(st) | | 10 | 40 | 80 | |
| | İ | 15 | 35 | 70 | |
| | | 5 | 25 | 50 | |
| Minimum Setup Time, t _{SU} | | 10 | 15 | 30 | |
| | | 15 | 10 | 20 | |
| | | 5 | 0 | 0 | |
| Minimum Hold Time, t _H | | 10 | 0 | 0 | |
| | | 15 | 0 | 0 | |
| Propagation Delay Times: tpHL,tpLH | | 5 | 130 | 260 | |
| Strobe to Data Out | | 10 | 70 | 140 | |
| 4 | ļ | 15 | 50 | 100 | ns |
| | | 5 | 105 | 210 | |
| Data In to Data Out | | 10 | 60 | 120 | 7 |
| | | 15 | 45 | 90 | |
| | İ | 5 | 90 | 180 | |
| Reset to Data Out | 1 | 10 | 50 | 100 | |
| | | 15 | 40 | 80 | |
| 20th Burney Co. D. L. Ti | | 5 | 90 | 180 | |
| 3-State Propagation Delay Times: | | 10 | 50 | 100 | |
| Output High to High Impedance,tpHZ | | 15 | 35 | 70 | |
| | | 5 | 90 | 180 | |
| High Impedance to Output High, tpZH | | 10 | 50 | 100 | |
| | | 15 | 35 | 70 | |
| | 111 | 5 | 90 | 180 | |
| Output Low to High Impedance, tpLZ | | 10 | 50 | 100 | |
| | | 15 | 35 | 70 | |
| | | 5 | 90 | 180 | |
| High Impedance to Output Low, tpZL | | 10 | 50 | 100 | |
| Marie . | | 15 | 35 | 70 | |
| Input Capacitance, CIN | Any Input | - | 5 | 7.5 | pF |
| | | | 1 1 | i | |






Fig.9 - Power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.




Fig. 13 - Input current test circuit.

CD4508B Types




Fig. 14 - Output disable test circuit and waveforms.






Fig. 15 - Bus register.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

Chip dimensions and pad layout for CD4508B.

Fig.16 — Dual multiplexed bus register with function select.



92CM - 29301

DATA BUS

TERMINAL ASSIGNMENT





15-Oct-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| CD4508BD3 | ACTIVE | CDIP SB | JD | 24 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | CD4508BD/3 | Samples |
| CD4508BF3A | ACTIVE | CDIP | J | 24 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | CD4508BF3A | Samples |
| CD4508BM | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4508BM | Samples |
| CD4508BM96 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4508BM | Samples |
| CD4508BME4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4508BM | Samples |
| CD4508BNSR | ACTIVE | so | NS | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4508B | Samples |
| CD4508BPW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM508B | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

15-Oct-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4508B, CD4508B-MIL:

Catalog: CD4508B

Military: CD4508B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Dec-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4508BM96 | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| CD4508BNSR | SO | NS | 24 | 2000 | 330.0 | 24.4 | 8.3 | 15.4 | 2.6 | 12.0 | 24.0 | Q1 |

www.ti.com 10-Dec-2015




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4508BM96 | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |
| CD4508BNSR | SO | NS | 24 | 2000 | 367.0 | 367.0 | 45.0 |

JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



4040084/C 10/97

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity