

SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012

DUAL, 10-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER

Check for Samples: DAC5652A

FEATURES

- 10-Bit Dual Transmit Digital-to-Analog Converter (DAC)
- 275 MSPS Update Rate
- Single Supply: 3.0 V to 3.6 V
- High Spurious-Free Dynamic Range (SFDR): 80 dBc at 5 MHz
- High Third-Order Two-Tone Intermodulation (IMD3): 78 dBc at 15.1 MHz and 16.1 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 290 mW
- Power-Down Mode: 9 mW
- Package: 48-Pin Thin-Quad Flat Pack (TQFP)

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
 - CDMA: W-CDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/UWC-136
- Medical/Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)

DESCRIPTION

The DAC5652A is a monolithic, dual-channel, 10-bit, high-speed DAC with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5652A offers exceptional dynamic performance, tightgain, and offset matching characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance, differential-current output, suitable for single-ended or differential analogoutput configurations. External resistors allow scaling of the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5652A has two, 10-bit, parallel input ports with separate clocks and data latches. For flexibility, the DAC5652A also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5652A has been specifically designed for a differential transformer-coupled output with a 50- Ω doubly-terminated load. For a 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.

The DAC5652A is available in a 48-pin TQFP package. Pin compatibility between family members provides 10bit (DAC5652A), 12-bit (DAC5662), and 14-bit (DAC5672) resolution. Furthermore, the DAC5652A is pin compatible to the DAC2900 and AD9763 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DAC5652A

SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

WRTB WRTA CLKB CLKA DE-MUX IOUTA1 Latch A -b DAC n. IOUTA2 DA[9:0] BIASJ_A IOUTB1 DB[9:0] Latch B 0-b DAC IOUTB2 MODE BIASJ_B GSET 1.2 V Reference EXTIO SLEEP DVDD DGND AVDD AGND

FUNCTIONAL BLOCK DIAGRAM

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES 48-Pin TQFP
	DAC5652AIPFB
−40°C to 85°C	DAC5652AIPFBR

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾⁽²⁾	DAC5652A	
		PFB (48 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	65.3	
θ_{JCtop}	Junction-to-case (top) thermal resistance	16.4	
θ_{JB}	Junction-to-board thermal resistance	28.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	28.4	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

www.ti.com




Texas Instruments

www.ti.com

SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012





PIN FUNCTIONS

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	38	Ι	Analog ground	
AVDD	47	-	Analog supply voltage	
BIASJ_A	44	0	Full-scale output current bias for DACA	
BIASJ_B	41	0	Full-scale output current bias for DACB	
CLKA/CLKIQ	18	Ι	Clock input for DACA, CLKIQ in interleaved mode	
CLKB/RESETIQ	19	Ι	Clock input for DACB, RESETIQ in interleaved mode	
DA[9:0]	1-10	Ι	Data port A. DA9 is MSB and DA0 is LSB. Internal pulldown.	
DB[9:0]	23-32	Ι	Data port B. DB9 is MSB and DB0 is LSB. Internal pulldown.	
DGND	15, 21	-	Digital ground	
DVDD	16, 22	-	Digital supply voltage	
EXTIO	43	I/O	Internal reference output (bypass with 0.1 μ F to AGND) or external reference input	
GSET	42	Ι	Gain-setting mode: H – 1 resistor, L – 2 resistors. Internal pullup.	
IOUTA1	46	0	DACA current output. Full-scale with all bits of DA high.	
IOUTA2	45	0	DACA complementary current output. Full-scale with all bits of DA low.	
IOUTB1	39	0	DACB current output. Full-scale with all bits of DB high.	
IOUTB2	40	0	DACB complementary current output. Full-scale with all bits of DB low.	
MODE	48	Ι	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.	
NC	11-14, 33-36	-	Factory use only. Pins must be connected to DGND or left unconnected.	
SLEEP	37	Ι	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.	
WRTA/WRTIQ	17	Ι	Input write signal for PORT A (WRTIQ in interleaving mode)	
WRTB/SELECTIQ	20	Ι	Input write signal for PORT B (SELECTIQ in interleaving mode)	

Copyright © 2007–2012, Texas Instruments Incorporated



www.ti.com

ABSOLUTE MAXIMUM RATINGS

over T_A (unless otherwise noted)⁽¹⁾

		UNIT
	AVDD ⁽²⁾	–0.5 V to 4 V
tage between AVDD and DVDD oply voltage range ak input current (any input) ak total input current (all inputs)	DVDD ⁽³⁾	–0.5 V to 4 V
Voltage between AGND and DGND		–0.5 V to 0.5 V
Voltage between AVDD and DVDD		-4 V to 4 V
	DA[9:0] and DB[9:0] ⁽³⁾	-0.5 V to DVDD + 0.5 V
	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB ⁽³⁾	-0.5 V to DVDD + 0.5 V
Supply voltage range	IOUTA1, IOUTA2, IOUTB1, IOUTB2 ⁽²⁾	-1 V to AVDD + 0.5 V
	EXTIO, BIASJ_A, BIASJ_B, GSET ⁽²⁾	-0.5 V to AVDD + 0.5 V
Peak input current (any input)		20 mA
Peak total input current (all inputs)		–30 mA
Operating free-air temperature range		-40°C to 85°C
Storage temperature range		-65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to AGND.

(3) Measured with respect to DGND.

ELECTRICAL CHARACTERISTICS

over T_A, AVDD = DVDD = 3.3 V, I_(OUTFS) = 20 mA, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Speci	fications	ł ł				
	Resolution		10			Bits
DC Accur	acy ⁽¹⁾	I I			l	
INL	Integral nonlinearity		-1	±0.25	1	LSB
DNL	Differential nonlinearity	1 LSB = $I_{(OUTFS)}/2^{10}$, T_{MIN} to T_{MAX}	-0.5	±0.16	0.5	LSB
Analog O	utput	· · · · ·				
	Offset error	Midscale value (internal reference)		±0.05		%FSR
	Offset mismatch	Midscale value (internal reference)		±0.03		%FSR
	Gain error	With internal reference		±0.75		%FSR
	Minimum full-scale output current ⁽²⁾			2		mA
	Maximum full-scale output current ⁽²⁾			20		mA
	Gain mismatch	With internal reference	-2	0.2	2	%FSR
	Output voltage compliance range ⁽³⁾		-1		1.25	V
R _O	Output resistance			300		kΩ
Co	Output capacitance			5		pF
Reference	e Output	· · · · ·				
	Reference voltage		1.14	1.2	1.26	V
	Reference output current ⁽⁴⁾			100		nA
Reference	e Input					
V _(EXTIO)	Input voltage		0.1		1.25	V
RI	Input resistance			1		MΩ
	Small signal bandwidth			300		kHz

(1) Measured differentially through 50 Ω to AGND.

(2) Nominal full-scale current, I_(OUTFS), equals 32x the I_(BIAS) current.

(3) The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5652A device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

(4) Use an external buffer amplifier with high-impedance input to drive any external load.

4 Submit Documentation Feedback



SLAS535D - SEPTEMBER 2007 - REVISED AUGUST 2012

ELECTRICAL CHARACTERISTICS (continued)

over T_A, AVDD = DVDD = 3.3 V, I_(OUTES) = 20 mA, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CI	Input capacitance			100		pF
Temper	rature Coefficients		•			
	Offset drift			2		ppm of FSR/°C
		With external reference		±20		ppm of FSR/°C
Gain drift		With internal reference		±40		ppm of FSR/°C
	Reference voltage drift			±20		ppm/°C

ELECTRICAL CHARACTERISTICS

over T_A, AVDD = DVDD = 3.3 V, $I_{(OUTFS)}$ = 20 mA, f_{DATA} = 200 MSPS, f_{OUT} = 1 MHz, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Su	ıpply					
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
I _(AVDD)		Including output current through load resistor		75	90	
	Supply current, analog	Sleep mode with clock		2.5		mA
		Sleep mode without clock		2.5		
				12	20	
I _(DVDD)	Supply current, digital	Sleep mode with clock		11.3	18	mA
		Sleep mode without clock		0.6		
				290	360	
		Sleep mode with clock		45.5		
	Power dissipation	Sleep mode without clock		9.2		mW
		$f_{DATA} = 275 \text{ MSPS}, f_{OUT} = 20 \text{ MHz}$		310		
APSRR	Analog power supply rejection ratio		-0.2	-0.01	0.2	%FSR/V
DPSRR	Digital power supply rejection ratio		-0.2	0	0.2	%FSR/V
T _A	Operating free-air temperature		-40		85	°C



www.ti.com

ELECTRICAL CHARACTERISTICS

AC specifications over T_A , AVDD = DVDD = 3.3 V, $I_{(OUTFS)}$ = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50- Ω doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog	Output					
f _{clk}	Maximum output update rate ⁽¹⁾		275			MSPS
t _s	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns
t _r	Output rise time 10% to 90% (OUT)			1.4		ns
t _f	Output fall time 90% to 10% (OUT)			1.5		ns
	Output noise	I _(OUTFS) = 20 mA		55		pA/√Hz
	Oulput hoise	I _(OUTFS) = 2 mA		30		pA/ (112
AC Line	arity					
		1st Nyquist zone, $T_A = 25^{\circ}C$, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = 0 dB		79		
		1st Nyquist zone, $T_A = 25$ °C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = -6 dB		78		
	Spurious-free dynamic range	1st Nyquist zone, $T_A = 25$ °C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = -12 dB		73		dBc
SFDR		1st Nyquist zone, $T_A = 25^{\circ}C$, $f_{DATA} = 100 \text{ MSPS}$, $f_{OUT} = 5 \text{ MHz}$, $I_{(OUTFS)} = 0 \text{ dB}$		80		
SPDR		1st Nyquist zone, $T_A = 25^{\circ}C$, $f_{DATA} = 100 \text{ MSPS}$, $f_{OUT} = 20 \text{ MHz}$, $I_{(OUTFS)} = 0 \text{ dB}$		76		
		1st Nyquist zone, T_{MIN} to T_{MAX} , f _{DATA} = 200 MSPS, f _{OUT} = 20 MHz, I _(OUTFS) = 0 dB	61	70		
		1st Nyquist zone, $T_A = 25^{\circ}C$, f _{DATA} = 200 MSPS, f _{OUT} = 41 MHz, I _(OUTFS) = 0 dB		67		
		1st Nyquist zone, $T_A = 25^{\circ}C$, f _{DATA} = 275 MSPS, f _{OUT} = 20 MHz		70		
SNR	Signal to poise ratio	1st Nyquist zone, $T_A = 25^{\circ}C$, f _{DATA} = 100 MSPS, f _{OUT} = 5 MHz, I _(OUTFS) = 0 dB		63		dB
SINK	Signal-to-noise ratio	1st Nyquist zone, $T_A = 25^{\circ}C$, f _{DATA} = 160 MSPS, f _{OUT} = 20 MHz, I _(OUTFS) = 0 dB		62		dB
IMD3	Third-order two-tone	Each tone at –6 dBFS, T_A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 45.4 MHz and 46.4 MHz		61		dBc
	intermodulation	Each tone at –6 dBFS, T_A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 15.1 MHz and 16.1 MHz		78		ubc
		Each tone at –12 dBFS, $T_A = 25^{\circ}C$ $f_{DATA} = 100$ MSPS, $f_{OUT} = 15.6$, 15.8, 16.2, and 16.4 MHz		76		
IMD	Four-tone intermodulation	Each tone at –12 dBFS, $T_A = 25^{\circ}C$ f _{DATA} = 165 MSPS, f _{OUT} = 19.0, 19.1, 19.3, and 19.4 MHz		55		dBc
		Each tone at –12 dBFS, $T_A = 25^{\circ}C$ $f_{DATA} = 165$ MSPS, $f_{OUT} = 68.8$, 69.6, 71.2, and 72.0 MHz		70		
_	Channel isolation	T _A = 25°C, f _{DATA} = 165 MSPS f _{OUT} (CH1) = 20 MHz, f _{OUT} (CH2) = 21 MHz		90		dBc

(1) Specified by design and bench characterization. Not production tested.



www.ti.com

ELECTRICAL CHARACTERISTICS

Digital specifications over T_A, AVDD = DVDD = 3.3 V, I_(OUTFS) = 20 mA (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inp	ut				·	
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
I _{IH}	High-level input current			±50		μA
IIL	Low-level input current			±10		μA
I _{IH(GSET)}	High-level input current, GSET pin			7		μA
IIL(GSET)	Low-level input current, GSET pin			-80		μA
I _{IH(MODE)}	High-level input current, MODE pin			-30		μA
I _{IL(MODE)}	Low-level input current, MODE pin			-80		μA
CI	Input capacitance			5		pF

SWITCHING CHARACTERISTICS

Digital specifications over T_A , AVDD = DVDD = 3.3 V, $I_{(OUTFS)}$ = 20 mA (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Timing	- Dual Bus Mode					
t _{su}	Input setup time		1			ns
t _h	Input hold time		1			ns
t _{LPH}	Input clock pulse high time			1		ns
t _{LAT}	Clock latency (WRTA/B to outputs)		4		4	clk
t _{PD}	Propagation delay time			1.5		ns
Timing	- Single Bus Interleaved Mode					
t _{su}	Input setup time			0.5		ns
t _h	Input hold time			0.5		ns
t _{LAT}	Clock latency (WRTA/B to outputs)		4		4	clk
t _{PD}	Propagation delay time			1.5		ns





DAC5652A

SLAS535D - SEPTEMBER 2007 - REVISED AUGUST 2012

TYPICAL CHARACTERISTICS (continued) DIFFERENTIAL NONLINEARITY vs INPUT CODE DNL – Differential Nonlinearity Error – LSB 0.25 0.20 0.15 0.10 0.05 i ta di i da di da 0.00 -0.05 -0.10 -0.15 -0.20 -0.25 0 100 200 300 400 500 600 700 800 900 1000 Input Code G002 Figure 2. SPURIOUS-FREE DYNAMIC RANGE SPURIOUS-FREE DYNAMIC RANGE vs vs **OUTPUT FREQUENCY OUTPUT FREQUENCY** 100 100 f_{data} = 52 MSPS SFDR – Spurious-Free Dynamic Range – dBc f_{data} = 78 MSPS SFDR – Spurious-Free Dynamic Range – dBc 95 95 **Dual Bus Mode Dual Bus Mode** 90 90 85 85 –6 dBf_S –6 dBf_S 0 dBf_S 80 80 75 75 –12 dBf_S -12 dBf_S 70 70 0 dBf_S 65 65 60 60 12 5 0 4 8 16 20 0 10 15 20 25 30 fout – Output Frequency – MHz fout – Output Frequency – MHz G003 G004

Figure 3.


Figure 4.


Copyright © 2007-2012, Texas Instruments Incorporated

Texas NSTRUMENTS

www.ti.com









SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012

Digital Inputs and Timing

Digital Inputs

The data input ports of the DAC5652A accept a standard positive coding with data bits DA9 and DB9 being the most significant bits (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5652A are CMOS compatible. Figure 13 and Figure 14 show schematics of the equivalent CMOS digital inputs of the DAC5652A. The pullup and pulldown circuitry is approximately equivalent to $100k\Omega$. The 10-bit digital data input follows the offset positive binary coding scheme. The DAC5652A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 13. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 14. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

Input Interfaces

The DAC5652A features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The Bchannel input bus is not used in this mode. The clock and write input are now shared by both DACs.

SLAS535D – SEPTEMBER 2007 – REVISED AUGUST 2012

www.ti.com


Table 1. Operating Modes

MODE Pin	MODE pin connected to DGND	MODE pin connected to DVDD
Bus input	Single-bus interleaved mode, clock and write input equal for both DACs	Dual-bus mode, DACs operate independently

Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5652A consist of two independent, 10-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA/B lines control the channel input latches and the CLKA/B lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA/B line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5652A. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLKA/B must occur at the same time or before the rising edge of the WRTA/B signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA/B and CLKA/B lines connected together.





Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 16 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A-channel input bus to either the A-channel input latch (SELECTIQ is high) or to the B-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the A-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the A-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the A- and B-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A- and B-DAC latches on the following falling edge of the write inputs. The DAC5652A clock input is divided by a factor of two before it is presented to the DAC latches.



SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012

Correct pairing of the A- and B-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 16. Single-Bus Interleaved Mode Operation

DAC5652A

SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012



www.ti.com

APPLICATION INFORMATION

Theory of Operation

The architecture of the DAC5652A uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 or IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than 300 k Ω .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor (R_{SET}) connected to BIASJ_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors (R_{SET}) connected to BIASJ_A and BIASJ_B. The resulting I_{REF} is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of R_{SET} .

The DAC5652A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

DAC Transfer Function

Each of the DACs in the DAC5652A has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current, I_{OUTFS} , is the summation of the two complementary output currents:

$$^{I}OUTFS = ^{I}OUT1 + ^{I}OUT2$$
⁽¹⁾

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{\text{Code}}{1024}\right)$$
(2)
$$I_{OUT2} = I_{OUTFS} \times \left(\frac{1023 - \text{Code}}{1024}\right)$$
(3)

where Code is the decimal representation of the DAC data input word. Additionally, I_{OUTFS} is a function of the reference current I_{RFF} , which is determined by the reference voltage and the external setting resistor (R_{SFT}).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
(4)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
(5)
$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
(6)

The value of the load resistance is limited by the output compliance specification of the DAC5652A. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 must not exceed the maximum allowable compliance range.



(8)

SLAS535D - SEPTEMBER 2007 - REVISED AUGUST 2012

The total differential output voltage is:

$$V_{\text{OUTDIFF}} = V_{\text{OUT1}} - V_{\text{OUT2}}$$

$$V_{\text{OUTDIFF}} = \frac{(2 \times \text{Code} - 1023)}{1024} \times I_{\text{OUTFS}} \times R_{\text{LOAD}}$$
(8)

$$\frac{1020}{1024}$$
 × IOUTFS × RLOAD

Analog Outputs

The DAC5652A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 17. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




Figure 17. Analog Outputs

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5652A (or even causes permanent damage). With the fullscale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of I(OUTES) = 2 mA. Care must be taken that the configuration of DAC5652A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately 0.5 V_{PP}. This is the case for a 50- Ω doubly-terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5652A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a fullscale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

Output Configurations

The current outputs of the DAC5652A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps are suitable for a dc-coupled configuration.

Copyright © 2007-2012, Texas Instruments Incorporated



www.ti.com

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 18 and Figure 19 show $50-\Omega$ doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a $0.5-V_{PP}$ output for a 1:1 transformer and a $1-V_{PP}$ output for a 4:1 transformer. In general, the 1:1 transformer configuration has a better output distortion, but the 4:1 transformer has 6 dB higher output power.





Figure 18. Driving a Doubly-Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer







www.ti.com

Single-Ended Configuration

Figure 20 shows the single-ended output configuration, where the output current IOUT1 flows into an equivalent load resistance of 25 Ω . Node IOUT2 must be connected to AGND or terminated with a resistor of 25 Ω to AGND. The nominal resistor load of 25 Ω gives a differential output swing of 1 V_{PP} when applying a 20-mA full-scale output current.




Figure 20. Driving a Doubly-Terminated 50-Ω Cable Using a Single-Ended Output

Reference Operation

Internal Reference

The DAC5652A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current, $I_{(OUTFS)}$, of the DAC5652A is determined by the reference voltage, V_{REF} , and the value of resistor R_{SET} . $I_{(OUTFS)}$ is calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
(9)

The reference control amplifier operates as a V-to-I converter producing a reference current, I_{REF} , which is determined by the ratio of V_{REF} and R_{SET} (see Equation 9). The full-scale output current, $I_{(OUTFS)}$, results from multiplying I_{REF} by a fixed factor of 32.

Using the internal reference, a $2-k\Omega$ resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5652A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 µF or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- μ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M Ω) and can be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.



www.ti.com

Gain Setting Option

The full-scale output current on the DAC5652A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one R_{SET} connected to the BIASJ_A pin (pin 44) and the other to the BIASJ_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5652A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external R_{SET} resistor connected to the BIASJ_A pin. The resistor at the BIASJ_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

Sleep Mode

The DAC5652A features a power-down function which can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.



SLAS535D-SEPTEMBER 2007-REVISED AUGUST 2012

REVISION HISTORY

Changes from Revision A (May 2009) to Revision B	Page
 Changed the non-printing μ symbols in the Digital Input section of the Electrical Characteristics table (Units column) to the correct μ symbols recognized by the PDF processor. 	
Changes from Revision B (December 2010) to Revision C	Page
Added the Thermal Information Table	2
Changes from Revision C (June 2011) to Revision D	Page
Deleted the V _{IH} MAX value of 3.3 V.	7
Deleted the V _{IL} MIN value of 0 V.	7



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC5652AIPFB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5652AI	Samples
DAC5652AIPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5652AI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Devic	e Packa Type	e Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5652A	PFBR TQFF	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Aug-2012



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5652AIPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0

MECHANICAL DATA

MTQF019A - JANUARY 1995 - REVISED JANUARY 1998

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated