















**INA199** 

SBOS469F - APRIL 2009 - REVISED JUNE 2016

## INA199 26-V, Bidirectional, Zero-Drift, Low- or High-Side, **Voltage-Output, Current-Shunt Monitor**

## **Features**

- Wide Common-Mode Range: -0.3 V to 26 V
- Offset Voltage: ±150 µV (Maximum) (Enables Shunt Drops of 10-mV Full-Scale)
- Accuracy
  - ±1.5% Gain Error (Maximum Over) Temperature)
  - 0.5-µV/°C Offset Drift (Maximum)
  - 10-ppm/°C Gain Drift (Maximum)
- Choice of Gains:

INA199x1: 50 V/V INA199x2: 100 V/V – INA199x3: 200 V/V

Quiescent Current: 100 µA (Maximum) Packages: 6-Pin SC70, 10-Pin UQFN

## **Applications**

- **Notebook Computers**
- Cell Phones
- Qi-Compliant Wireless Charging Transmitters
- **Telecom Equipment**
- Power Management
- **Battery Chargers**

## 3 Description

The INA199 series of voltage-output, current-shunt monitors (also called current-sense amplifiers) are commonly used for overcurrent protection, precisioncurrent measurement for system optimization, or in closed-loop feedback circuits. This series of devices can sense drops across shunt resistors at commonmode voltages from -0.3 V to 26 V, independent of the supply voltage. Three fixed gains are available: 50 V/V, 100 V/V, and 200 V/V. The low offset of the zero-drift architecture enables current sensing with maximum drops across the shunt as low as 10-mV full-scale.


These devices operate from a single 2.7-V to 26-V power supply, drawing a maximum of 100 µA of supply current. All versions are specified from -40°C to 105°C, and offered in both SC70-6 and thin UQFN-10 packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PART NUMBER PACKAGE				
INIA 4 00	SC70 (6)	2.00 mm × 1.25 mm			
INA199	UQFN (10)	1.80 mm × 1.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic







## **Table of Contents**

1	Features 1		8.3 Feature Description	11
-			8.4 Device Functional Modes	
2	Applications 1	•		
3	Description 1	9	Application and Implementation	
4	Revision History2		9.1 Application Information	19
5	Device Comparison Table 4		9.2 Typical Applications	19
6	Pin Configuration and Functions 4	10	Power Supply Recommendations	22
7	Specifications5	11	Layout	22
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	22
	5		11.2 Layout Example	22
	7.2 ESD Ratings	12	Device and Documentation Support	
	7.4 Thermal Information		12.1 Documentation Support	
	7.5 Electrical Characteristics		12.2 Community Resources	23
	7.6 Typical Characteristics		12.3 Trademarks	23
8	Detailed Description 12		12.4 Electrostatic Discharge Caution	23
•	8.1 Overview		12.5 Glossary	23
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	23

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (December 2015) to Revision F	Page
•	Changed Package Features bullet to include pin count for both packages	1
•	Deleted last Applications bullet	1
•	Changed Description section	1
•	Changed Analog inputs parameter in Absolute Maximum Ratings table	5
•	Changed ESD Ratings table: deleted both Machine model rows, changed INA199B HBM specification	5
•	Changed Electrical Characteristics table: recombined the two Electrical Characteristics tables into one	7
•	Added minimum specification to second row of Power Supply, V <sub>S</sub> parameter in <i>Electrical Characteristics</i> table	7
•	Added θ <sub>JA</sub> parameter back to <i>Electrical Characteristics</i> table	7
CI	hanges from Revision D (November 2012) to Revision E	Page
•	Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	Page
_	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
CI	hanges from Revision C (August 2012) to Revision D	Page
•	Changed Frequency Response, Bandwidth parameter in Electrical Characteristics table	<del>7</del>
•	Updated Figure 21	
•	Updated Figure 22	15




Ch	anges from Revision B (February 2010) to Revision C	Page
•	Added INA199Bx gains to fourth Features bullet	1
•	Added INA199Bx data to Product Family Table	4
•	Added INA199Bx data to Package Information table	4
•	Added silicon version B data to Input, Common-Mode Input Range parameter of Electrical Characteristics table	<b>7</b>
•	Added QFN package information to Temperature Range section of Electrical Characteristics table	7
•	Updated Figure 3	8
•	Updated Figure 9	9
•	Updated Figure 12	9
•	Changed last paragraph of the Selecting R <sub>S</sub> section to cover both INA199Ax and INA199Bx versions	13
•	Changed Input Filtering section	14
<u>.                                    </u>	Added Improving Transient Robustness section	18
Ch	anges from Revision A (June 2009) to Revision B	Page
•	Deleted ordering information content from Package/Ordering table	4
<u>•</u>	Updated DCK pinout drawing	4
Ch	anges from Original (April 2009) to Revision A	Page
•	Added ordering number and transport media, quantity columns to Package/Ordering Information table	4




## 5 Device Comparison Table

PRODUCT	GAIN	R <sub>3</sub> AND R <sub>4</sub>	R <sub>1</sub> AND R <sub>2</sub>
INA199x1	50	20 kΩ	1 ΜΩ
INA199x2	100	10 kΩ	1 ΜΩ
INA199x3	200	5 kΩ	1 ΜΩ

## 6 Pin Configuration and Functions





(1) NC denotes no internal connection. These pins can be left floating or connected to any voltage between GND and V+.

#### **Pin Functions**

PIN			1/0	DESCRIPTION
NAME	SC70	UQFN	I/O	DESCRIPTION
GND	2	9	Analog	Ground
IN-	5	4, 5	Analog input	Connect to load side of shunt resistor.
IN+	4	2, 3	Analog input	Connect to supply side of shunt resistor.
NC	_	1, 7	_	Not internally connected. Leave floating or connect to ground.
OUT	6	10	Analog output	Output voltage
REF	1	8	Analog input	Reference voltage, 0 V to V+
V+	3	6	Analog	Power supply, 2.7 V to 26 V



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage		26	V	
	Differential (V <sub>IN+</sub> ) – (V <sub>IN</sub> –)	-26	26	
Analog inputs, V <sub>IN+</sub> , V <sub>IN-</sub> <sup>(2)</sup>	Common-mode <sup>(3)</sup> , INA199Ax	GND - 0.3	3 26	V
	Common-mode <sup>(3)</sup> , INA199Bx	GND - 0.1	26	
REF input		GND - 0.3	3 (V+) + 0.3	V
Output <sup>(3)</sup>		GND - 0.3	3 (V+) + 0.3	V
Input current Into all pins (3)			5	mA
Operating temperature		-40	125	°C
Junction temperature			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

	2 200 Ratingo					
			VALUE	UNIT		
INA199A	INA199A1, INA199A2, and INA199A3 in DCK and RSW Packages					
	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	\/		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000			
INA199B	INA199B1, INA199B2, and INA199B3 in DCK and RSW Packages					
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3500	\/		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V		

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Copyright © 2009–2016, Texas Instruments Incorporated

<sup>(2)</sup>  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.

<sup>(3)</sup> Input voltage at any pin c an exceed the voltage shown if the current at that pin is limited to 5 mA.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage		12		V
Vs	Operating supply voltage (applied to V+)		5		V
T <sub>A</sub>	Operating free-air temperature	-40		105	°C

#### 7.4 Thermal Information

			INA199			
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	RSW (UQFN)	UNIT		
		6 PINS	10 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	227.3	107.3	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.5	56.5	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	72.1	18.7	°C/W		
ΨЈТ	Junction-to-top characterization parameter	3.6	1.1	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	70.4	18.7	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{IN+} = 12$  V,  $V_{SENSE} = V_{IN+} - V_{IN-}$ , and  $V_{REF} = V_S / 2$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT								
	0		Version A, $T_A = -40$ °C to 105°C	-0.3		26		
$V_{CM}$	Common-mode inpu	it range	Version B, $T_A = -40$ °C to 105°C	-0.1		26	V	
CMR	Common-mode reje	ction	$V_{IN+} = 0 \text{ V to } 26 \text{ V}, V_{SENSE} = 0 \text{ mV},$ $T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}$	100	120		dB	
Vos	Offset voltage, RTI(	1)	V <sub>SENSE</sub> = 0 mV		±5	±150	μV	
dV <sub>OS</sub> /dT	V <sub>OS</sub> vs temperature		$T_A = -40$ °C to 105°C		0.1	0.5	μV/°C	
PSR	Power supply rejecti	on	V <sub>S</sub> = 2.7 V to 18 V, V <sub>IN+</sub> = 18 V, V <sub>SENSE</sub> = 0 mV		±0.1		μV/V	
I <sub>B</sub>	Input bias current		V <sub>SENSE</sub> = 0 mV		28		μΑ	
Ios	Input offset current		V <sub>SENSE</sub> = 0 mV		±0.02		μΑ	
OUTPUT	•					'		
		INA199x1			50		V/V	
G	Gain	INA199x2			100		V/V	
		INA199x3			200		V/V	
	Gain error		$V_{SENSE} = -5 \text{ mV to } 5 \text{ m V},$ $T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}$		±0.03%	±1.5%		
	Gain error vs tempe	rature	$T_A = -40^{\circ}\text{C} \text{ to } 105^{\circ}\text{C}$		3	10	ppm/°C	
	Nonlinearity error		V <sub>SENSE</sub> = -5 mV to 5 mV		±0.01%			
	Maximum capacitive	load	No sustained oscillation		1		nF	
VOLTAG	E OUTPUT <sup>(2)</sup>							
	Swing to V+ power-s	supply rail	$R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40^{\circ}\text{C}$ to $105^{\circ}\text{C}$		(V+) - 0.05	(V+) – 0.2	V	
	Swing to GND		$R_L$ = 10 kΩ to GND, $T_A$ = -40°C to 105°C		(V <sub>GND</sub> ) + 0.005	(V <sub>GND</sub> ) + 0.05	V	
FREQUE	NCY RESPONSE							
			C <sub>LOAD</sub> = 10 pF, INA199A1 and INA199B1		80		kHz	
GBW	Bandwidth		C <sub>LOAD</sub> = 10 pF, INA199A2 and INA199B2		30		kHz	
			C <sub>LOAD</sub> = 10 pF, INA199A3 and INA199B3		14		kHz	
SR	Slew rate				0.4		V/µs	
NOISE, F	RTI <sup>(1)</sup>							
	Voltage noise densit	ty			25		nV/√Hz	
POWER	SUPPLY							
	0		$T_A = -40$ °C to 105°C	2.7		26		
$V_S$	Operating voltage ra	ange	–20°C to 85°C	2.5		26	V	
IQ	Quiescent current		V <sub>SENSE</sub> = 0 mV		65	100	μΑ	
	I <sub>Q</sub> over temperature		$T_A = -40$ °C to 105°C			115	μA	
TEMPER	ATURE RANGE							
	Specified range			-40		105	°C	
	Operating range			-40		125	°C	
	<b>-</b>	SC70			250		00.00	
$\theta_{JA}$	Thermal resistance	UQFN			80		°C/W	


<sup>(1)</sup> RTI = Referred-to-input.

<sup>(2)</sup> See Typical Characteristic curve, Output Voltage Swing vs Output Current (Figure 6).

# TEXAS INSTRUMENTS

#### 7.6 Typical Characteristics

performance measured with the INA199A3 at  $T_A$  = 25°C,  $V_S$  = 5 V,  $V_{IN+}$  = 12 V, and  $V_{REF}$  =  $V_S$  / 2 (unless otherwise noted)







Figure 1. Offset Voltage vs Temperature

Figure 2. Common-Mode Rejection Ratio vs Temperature







Figure 3. Gain vs Frequency

Figure 4. Power-Supply Rejection Ratio vs Frequency







Figure 5. Common-Mode Rejection Ratio vs Frequency

Figure 6. Output Voltage Swing vs Output Current



#### **Typical Characteristics (continued)**

performance measured with the INA199A3 at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and  $V_{REF} = V_S / 2$  (unless otherwise noted)







Figure 7. Output Voltage Swing vs Output Current

Figure 8. Input Bias Current vs Common-Mode Voltage With Supply Voltage = 5 V







Figure 9. Input Bias Current vs Common-Mode Voltage With Supply Voltage = 0 V (Shutdown)

Figure 10. Input Bias Current vs Temperature







Figure 11. Quiescent Current vs Temperature

Figure 12. Input-Referred Voltage Noise vs Frequency



#### **Typical Characteristics (continued)**

performance measured with the INA199A3 at  $T_A = 25$ °C,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and  $V_{REF} = V_S / 2$  (unless otherwise noted)







Figure 13. 0.1-Hz to 10-Hz Voltage Noise (Referred-to-Input)

Figure 14. Step Response (10-mV<sub>PP</sub> Input Step)







Figure 15. Common-Mode Voltage Transient Response

Figure 16. Inverting Differential Input Overload






Figure 17. Noninverting Differential Input Overload

Figure 18. Start-Up Response

Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



#### **Typical Characteristics (continued)**

performance measured with the INA199A3 at  $T_A$  = 25°C,  $V_S$  = 5 V,  $V_{IN+}$  = 12 V, and  $V_{REF}$  =  $V_S$  / 2 (unless otherwise noted)




Figure 19. Brownout Recovery

Copyright © 2009–2016, Texas Instruments Incorporated




#### 8 Detailed Description

#### 8.1 Overview

The INA199 is a 26-V common mode, zero-drift topology, current-sensing amplifier that can be used in both low-side and high-side configurations. The device is a specially-designed, current-sensing amplifier that is able to accurately measure voltages developed across a current-sensing resistor on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V and the device can be powered from supply voltages as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 150  $\mu$ V with a maximum temperature contribution of 0.5  $\mu$ V/°C over the full temperature range of –40°C to +105°C.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Basic Connections

Figure 20 shows the basic connections for the INA199. The input pins, IN+ and IN-, must be connected as close as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.




Figure 20. Typical Application

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

On the RSW package, two pins are provided for each input. These pins must be tied together (that is, tie IN+ to IN+ and tie IN- to IN-).

#### 8.3.2 Selecting R<sub>S</sub>

The zero-drift offset performance of the INA199 offers several benefits. Most often, the primary advantage of the low offset characteristic enables lower full-scale drops across the shunt. For example, non-zero-drift current shunt monitors typically require a full-scale range of 100 mV.

The INA199 series gives equivalent accuracy at a full-scale range on the order of 10 mV. This accuracy reduces shunt dissipation by an order of magnitude with many additional benefits.

Alternatively, there are applications that must measure current over a wide dynamic range that can take advantage of the low offset on the low end of the measurement. Most often, these applications can use the lower gain of 50 or 100 to accommodate larger shunt drops on the upper end of the scale. For instance, an INA199A1 operating on a 3.3-V supply can easily handle a full-scale shunt drop of 60 mV, with only 150  $\mu$ V of offset.

Copyright © 2009–2016, Texas Instruments Incorporated

#### 8.4 Device Functional Modes

#### 8.4.1 Input Filtering

An obvious and straightforward filtering location is at the device output. However, this location negates the advantage of the low output impedance of the internal buffer. The only other filtering option is at the device input pins. This location, though, does require consideration of the ±30% tolerance of the internal resistances. Figure 21 shows a filter placed at the inputs pins.




Figure 21. Filter at Input Pins

The addition of external series resistance, however, creates an additional error in the measurement so the value of these series resistors must be kept to  $10~\Omega$  (or less if possible) to reduce any affect to accuracy. The internal bias network shown in Figure 21 present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed at the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistor add to the measurement can be calculated using Equation 2 where the gain error factor is calculated using Equation 1.

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value as well as the internal input resistors, R3 and R4 (or R<sub>INT</sub> as shown in Figure 21). The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. The equation used to calculate the expected deviation from the shunt voltage to what is seen at the device input pins is given in Equation 1:

Gain Error Factor = 
$$\frac{(1250 \times R_{INT})}{(1250 \times R_{S}) + (1250 \times R_{INT}) + (R_{S} \times R_{INT})}$$

where:

- R<sub>INT</sub> is the internal input resistor (R3 and R4).
- R<sub>S</sub> is the external series resistance.

(1)



#### **Device Functional Modes (continued)**

With the adjustment factor equation including the device internal input resistance, this factor varies with each gain version, as listed in Table 1. Each individual device gain error factor is listed in Table 2.

**Table 1. Input Resistance** 

PRODUCT	GAIN	R <sub>INT</sub> (kΩ)
INA199x1	50	20
INA199x2	100	10
INA199x3	200	5

**Table 2. Device Gain Error Factor** 

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
INA199x1	$\frac{20,000}{(17 \times R_{\rm S}) + 20,000}$
INA199x2	10,000 (9 × R <sub>S</sub> ) + 10,000
INA199x3	1000 R <sub>S</sub> + 1000

The gain error that can be expected from the addition of the external series resistors can then be calculated based on Equation 2:


Gain Error (%) = 
$$100 - (100 \times \text{Gain Error Factor})$$
 (2)

For example, using an INA199A2 or INA199B2 and the corresponding gain error equation from Table 2, a series resistance of  $10-\Omega$  results in a gain error factor of 0.991. The corresponding gain error is then calculated using Equation 2, resulting in a gain error of approximately 0.89% solely because of the external  $10-\Omega$  series resistors. Using an INA199A1 or INA199B1 with the same  $10-\Omega$  series resistor results in a gain error factor of 0.991 and a gain error of 0.84% again solely because of these external resistors.

#### 8.4.2 Shutting Down the INA199 Series

Although the INA199 series does not have a shutdown pin, the low power consumption of the device allows the output of a logic gate or transistor switch to power the INA199. This gate or switch turns on and turns off the INA199 power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INA199 in shutdown mode shown in Figure 22.



NOTE:  $1-M\Omega$  paths from shunt inputs to reference and the INA199 outputs.

Figure 22. Basic Circuit for Shutting Down the INA199 With a Grounded Reference



There is typically slightly more than 1-M $\Omega$  impedance (from the combination of 1-M $\Omega$  feedback and 5-k $\Omega$  input resistors) from each input of the INA199 to the OUT pin and to the REF pin. The amount of current flowing through these pins depends on the respective ultimate connection. For example, if the REF pin is grounded, the calculation of the effect of the 1-M $\Omega$  impedance from the shunt to ground is straightforward. However, if the reference or operational amplifier is powered when the INA199 is shut down, the calculation is direct; instead of assuming 1-M $\Omega$  to ground, however, assume 1-M $\Omega$  to the reference voltage. If the reference or operational amplifier is also shut down, some knowledge of the reference or operational amplifier output impedance under shutdown conditions is required. For instance, if the reference source functions as an open circuit when not powered, little or no current flows through the 1-M $\Omega$  path.

Regarding the 1- $M\Omega$  path to the output pin, the output stage of a disabled INA199 does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage impressed across a 1- $M\Omega$  resistor.

#### **NOTE**

When the device is powered up, there is an additional, nearly constant, and well-matched 25  $\mu$ A that flows in each of the inputs as long as the shunt common-mode voltage is 3 V or higher. Below 2-V common-mode, the only current effects are the result of the 1-M $\Omega$  resistors.

#### 8.4.3 REF Input Impedance Effects

As with any difference amplifier, the INA199 series common-mode rejection ratio is affected by any impedance present at the REF input. This concern is not a problem when the REF pin is connected directly to most references or power supplies. When using resistive dividers from the power supply or a reference voltage, the REF pin must be buffered by an operational amplifier.

In systems where the INA199 output can be sensed differentially, such as by a differential input analog-to-digital converter (ADC) or by using two separate ADC inputs, the effects of external impedance on the REF input can be cancelled. Figure 23 depicts a method of taking the output from the INA199 by using the REF pin as a reference.




Figure 23. Sensing the INA199 to Cancel Effects of Impedance on the REF Input

#### 8.4.4 Using the INA199 With Common-Mode Transients Above 26 V

With a small amount of additional circuitry, the INA199 series can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only Zener diode or Zener-type transient absorbers (sometimes referred to as transzorbs); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors (see Figure 24) as a working impedance for the Zener. Keeping these resistors as small as possible is preferable, most often approximately 10  $\Omega$ . Larger values can be used with an effect on gain as

Product Folder Links: INA199



discussed in the *Input Filtering* section. Because this circuit limits only short-term transients, many applications are satisfied with a  $10-\Omega$  resistor along with conventional Zener diodes of the lowest power rating that can be found. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523. See *TIDA-00302 Transient Robustness for Current Shunt Monitor Design Guide*, TIDU473 for more information on transient robustness and current-shunt monitor input protection.




Figure 24. INA199 Transient Protection Using Dual Zener Diodes

In the event that low-power zeners do not have sufficient transient absorption capability and a higher power transzorb must be used, the most package-efficient solution then involves using a single transzorb and back-to-back diodes between the device inputs. The most space-efficient solutions are dual series-connected diodes in a single SOT-523 or SOD-523 package. This method is shown in Figure 25. In either of these examples, the total board area required by the INA199 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.




Figure 25. INA199 Transient Protection Using a Single Transzorb and Input Clamps



#### 8.4.5 Improving Transient Robustness

Applications involving large input transients with excessive dV/dt above 2 kV per microsecond present at the device input pins can cause damage to the internal ESD structures on version A devices. This potential damage is a result of the internal latching of the ESD structure to ground when this transient occurs at the input. With significant current available in most current-sensing applications, the large current flowing through the input transient-triggered, ground-shorted ESD structure quickly results in damage to the silicon. External filtering can be used to attenuate the transient signal prior to reaching the inputs to avoid the latching condition. Take care to ensure that external series input resistance does not significantly affect gain error accuracy. For accuracy purposes, keep the resistance under 10  $\Omega$  if possible. Ferrite beads are recommended for this filter because of their inherently low dc ohmic value. Ferrite beads with less than 10  $\Omega$  of resistance at dc and over 600  $\Omega$  of resistance at 100 MHz to 200 MHz are recommended. The recommended capacitor values for this filter are between 0.01  $\mu$ F and 0.1  $\mu$ F to ensure adequate attenuation in the high-frequency region. This protection scheme is shown in Figure 26. Again, see *TIDA-00302 Transient Robustness for Current Shunt Monitor Design Guide*, TIDU473 for more information on transient robustness and current-shunt monitor input protection.




Figure 26. Transient Protection

To minimize the cost of adding these external components to protect the device in applications where large transient signals may be present, version B devices are now available with new ESD structures that are not susceptible to this latching condition. Version B devices are incapable of sustaining these damage-causing latched conditions so these devices do not have the same sensitivity to the transients that the version A devices have, thus making the version B devices a better fit for these applications.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The INA199 measures the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed throughout this section.

#### 9.2 Typical Applications

#### 9.2.1 Unidirectional Operation




Figure 27. Unidirectional Application Schematic

#### 9.2.1.1 Design Requirements

The device can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is configured. The most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground, as shown in Figure 27. When the input signal increases, the output voltage at the OUT pin increases.

#### 9.2.1.2 Detailed Design Procedure

The linear range of the output stage is limited in how close the output voltage can approach ground under zero input conditions. In unidirectional applications where measuring very low input currents is desirable, bias the REF pin to a convenient value above 50 mV to get the output into the linear range of the device. To limit common-mode rejection errors, TI recommends buffering the reference voltage connected to the REF pin.

A less frequently-used output biasing method is to connect the REF pin to the supply voltage, V+. This method results in the output voltage saturating at 200 mV below the supply voltage when no differential input signal is present. This method is similar to the output saturated low condition with no input signal when the REF pin is connected to ground. The output voltage in this configuration only responds to negative currents that develop negative differential input voltage relative to the device IN– pin. Under these conditions, when the differential input signal increases negatively, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed the device supply voltage.

#### Typical Applications (continued)

#### 9.2.1.3 Application Curve

An example output response of a unidirectional configuration is shown in Figure 28. With the REF pin connected directly to ground, the output voltage is biased to this zero output level. The output rises above the reference voltage for positive differential input signals but cannot fall below the reference voltage for negative differential input signals because of the grounded reference voltage.




Figure 28. Unidirectional Application Output Response

#### 9.2.2 Bidirectional Operation




Figure 29. Bidirectional Application Schematic

#### 9.2.2.1 Design Requirements

The device is a bidirectional, current-sense amplifier capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flow-through resistor can change directions.

#### 9.2.2.2 Detailed Design Procedure

The ability to measure this current flowing in both directions is enabled by applying a voltage to the REF pin, as shown in Figure 29. The voltage applied to REF (V<sub>REF</sub>) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above V<sub>REF</sub> for positive differential signals (relative to the INpin) and responds by decreasing below V<sub>RFF</sub> for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to V+. For bidirectional applications, V<sub>REF</sub> is typically set at midscale for equal signal range in both current directions. In some cases, however, V<sub>RFF</sub> is set at a voltage other than mid-scale when the bidirectional current and corresponding output signal do not need to be symmetrical.



## **Typical Applications (continued)**

## 9.2.2.3 Application Curve




Figure 30. Bidirectional Application Output Response

## 10 Power Supply Recommendations

The input circuitry of the INA199 can accurately measure beyond its power-supply voltage, V+. For example, the V+ power supply can be 5 V, whereas the load power-supply voltage can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the power-supply pin. Also, the INA199 can withstand the full input signal range up to 26-V range in the input pins, regardless of whether the device has power applied or not.

#### 11 Layout

#### 11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a kelvin or 4-wire connection. This connection technique
  ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
  the current-sensing resistor commonly results in additional resistance present between the input pins. Given
  the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause
  significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. TI recommends using a bypass capacitor with a value of 0.1 μF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

#### 11.2 Layout Example




Figure 31. Recommended Layout

22 Subm



#### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- INA199A1-A3EVM User's Guide, SBOU085
- TIDA-00302 Transient Robustness for Current Shunt Monitor, TIDU473

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2009–2016, Texas Instruments Incorporated





23-Jan-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA199A1DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OBG	Samples
INA199A1DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OBG	Samples
INA199A1RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NSJ	Samples
INA199A1RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NSJ	Samples
INA199A2DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ОВН	Samples
INA199A2DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ОВН	Samples
INA199A2RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NTJ	Samples
INA199A2RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NTJ	Samples
INA199A3DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OBI	Samples
INA199A3DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OBI	Samples
INA199A3RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NUJ	Samples
INA199A3RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NUJ	Samples
INA199B1DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEB	Samples
INA199B1DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEB	Samples
INA199B1RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHV	Samples
INA199B1RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		SHV	Samples
INA199B2DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEG	Samples



www.ti.com

## PACKAGE OPTION ADDENDUM

23-Jan-2016

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
INA199B2DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SEG	Samples
INA199B2RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHW	Samples
INA199B2RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHW	Samples
INA199B3DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHE	Samples
INA199B3DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SHE	Samples
INA199B3RSWR	ACTIVE	UQFN	RSW	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHX	Samples
INA199B3RSWT	ACTIVE	UQFN	RSW	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SHX	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

23-Jan-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jan-2016

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA199A1DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A1DCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
INA199A1DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199A1DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199A1DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A1RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199A1RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199A2DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199A2DCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
INA199A2DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A2DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199A2DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A2DCKT	SC70	DCK	6	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
INA199A2RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199A2RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199A3DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199A3DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A3DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jan-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA199A3DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
INA199A3RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199A3RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B1DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B1DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B1RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B1RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B2DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B2DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B2RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B2RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B3DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B3DCKT	SC70	DCK	6	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
INA199B3RSWR	UQFN	RSW	10	3000	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1
INA199B3RSWT	UQFN	RSW	10	250	179.0	8.4	1.7	2.1	0.7	4.0	8.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA199A1DCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA199A1DCKR	SC70	DCK	6	3000	202.0	201.0	28.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jan-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA199A1DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199A1DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199A1DCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA199A1RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199A1RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA199A2DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199A2DCKR	SC70	DCK	6	3000	223.0	270.0	35.0
INA199A2DCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA199A2DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199A2DCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA199A2DCKT	SC70	DCK	6	250	223.0	270.0	35.0
INA199A2RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199A2RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA199A3DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199A3DCKR	SC70	DCK	6	3000	195.0	200.0	45.0
INA199A3DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199A3DCKT	SC70	DCK	6	250	195.0	200.0	45.0
INA199A3RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199A3RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA199B1DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199B1DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199B1RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199B1RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA199B2DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199B2DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199B2RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199B2RSWT	UQFN	RSW	10	250	203.0	203.0	35.0
INA199B3DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
INA199B3DCKT	SC70	DCK	6	250	180.0	180.0	18.0
INA199B3RSWR	UQFN	RSW	10	3000	203.0	203.0	35.0
INA199B3RSWT	UQFN	RSW	10	250	203.0	203.0	35.0

# DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)


## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.
- This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



## RSW (R-PUQFN-N10)

#### PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity www.ti.com/wirelessconnectivity