

# 2.5 V/3.3 V PECL/ECL 1:2 Fanout Buffer


#### **FEATURES**

- 1:2 PECL/ECL Fanout Buffer
- Operating Range
  - PECL:  $V_{CC}$  = 2.375 V to 3.8V With  $V_{EE}$  = 0 V
  - NECL: V<sub>CC</sub> = 0 V With V<sub>EE</sub> = -2.375V to -3.8 V
- Open Input Default State
- Support for Clock Frequencies > 3.0 GHz
- 240 ps Typical Propagation Delay
- Deterministic Output Value for Open Input Conditions
- Q Output Will Default Low When Input Open or at V<sub>EE</sub>
- Built-in Temperature Compensation
- Drop in Compatible to MC10LVEP11, MC100LVEP11
- LVDS Input Compatible

#### **DESCRIPTION**

The SN65LVEP11 is a differential 1:2 PECL/ECL fanout buffer. The device includes circuitry to maintain known logic levels when the inputs are in an open condition. Single-ended clock input operation is limited to  $V_{CC} \geq 3$  V in PECL mode, or  $V_{EE} \leq 3$  V in NECL mode. The device is housed in an industry-standard SOIC-8 package and is also available in TSSOP-8 package option.

#### **PINOUT ASSIGNMENT**



**Table 1. PIN DESCRIPTION** 

PIN	FUNCTION
D, $\overline{D}$	PECL/ECL data inputs
$Q_0, \overline{Q}_0, Q_1, \overline{Q}_1$	PECL/ECL outputs
V <sub>CC</sub>	Positive supply
V <sub>EE</sub>	Negative supply

#### ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65LVEP11D	SN65LVEP11	SOIC	NiPdAu
SN65LVEP11DGK	SN65LVEP11	SOIC-TSSOP	NiPdAu

(1) Leaded device option not initially available; contact TI sales representative for further information.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	CONDITION	VALUE	UNIT		
Absolute PECL mode supply voltage VCC	V <sub>EE</sub> = 0 V	6	V		
Absolute NECL mode supply voltage, V <sub>EE</sub>	V <sub>CC</sub> = 0 V	-6	V		
PECL mode input voltage	$V_{EE} = 0 \text{ V}; V_{I} \leq V_{CC}$	6	V		
NECL mode input voltage	mode input voltage $V_{CC} = 0 \text{ V}; V_1 \ge V_{EE}$				
Output ourrant	Continuous	50	mA		
Output current	Surge	100	mA		
Operating temperature range	-40 to 85	°C			
Storage temperature range	-65 to 150	°C			

### **POWER DISSIPATION RATINGS**

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T <sub>A</sub> < 25°C (mW)	THERMAL RESISTANCE, JUNCTION TO AMBIENT NO AIRFLOW	DERATING FACTOR T <sub>A</sub> > 25°C (mW/°C)	POWER RATING T <sub>A</sub> = 85°C (mW)
SOIC	Low-K		139	7	288
SOIC	High-K	840	119	8	336
COIC TECOR	Low-K		213	5	188
SOIC-TSSOP	High-K	527	189	5	211

#### THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
0	Junction-to Board Thermal Resistance	SOIC	79	°C/W
$\theta_{JB}$	Junction-to Board Thermal Resistance	SOIC-TSSOP	120	
0	lunction to Coop Thermal Decistance	SOIC	98	°C/W
$\theta_{\sf JC}$	Junction-to Case Thermal Resistance	SOIC-TSSOP	74	

#### **KEY ATTRIBUTES**

CHARACTERISTICS	VALUE
Internal input pull down resistor	75 kΩ
Internal input pull up resistor	37.5 kΩ
Moisture sensitivity level	Level 1
Flammability rating (Oxygen Index: 28 to 34)	UL 94 V-0 at 0.125 in
ESD-HBM	4 kV
ESD-machine model	200 V
ESD-charged device model	2 kV
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test	

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated



## PECL DC CHARACTERISTICS<sup>(1)</sup> ( $V_{CC} = 2.5 \text{ V}$ ; $V_{EE} = 0.0 \text{ V}$ )<sup>(2)</sup>

	DADAMETED		-40°C			25°C		85°C			LINUT
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Power supply current		28	45		31	45		35	45	mA
V <sub>OH</sub>	Output HIGH voltage (3)	1355		1605	1355	1425	1605	1335		1605	mV
V <sub>OL</sub>	Output LOW voltage (3)	555		900	555	759	900	555		900	mV
$V_{IH}$	Input high voltage (Single-Ended)	1335		1620	1335		1620	1335		1620	mV
V <sub>IL</sub>	Input low voltage (Single-Ended)	555		900	555		900	555		900	mV
V <sub>IHCMR</sub>	Input HIGH voltage common mode range (Differential) <sup>(4)</sup>	1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input HIGH current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW current (D)	0.5			0.5			0.5			
	nput LOW current (-D)	-150			-150			-150			μΑ

The device will meet the specifications after the thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.125 V to 1.3 V. All loading with 50  $\Omega$  to  $V_{CC}$  -2 V.  $V_{IHCMR\ min}$  varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR\ max}$  varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR\ range}$  is referenced to the most positive side of the differential input signal. Single ended input clock pin operation is limited to  $V_{CC} \ge 3.0$  V in PECL mode.

# PECL DC CHARACTERISTICS<sup>(1)</sup> (V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0.0 V)<sup>(2)</sup>

			25°C			85°C					
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Power supply current		28	45		32	45		36	45	mA
V <sub>OH</sub>	Output HIGH voltage (3)	2155		2405	2155	2221	2405	2155		2405	mV
V <sub>OL</sub>	Output LOW voltage <sup>(3)</sup>	1355		1700	1355	1543	1700	1355		1700	mV
V <sub>IH</sub>	Input high voltage (Single-Ended) (4)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input low voltage (Single-Ended) (4)	1355		1700	1355		1700	1355		1700	mV
V <sub>IHCMR</sub>	Input HIGH voltage common mode range (Differential) <sup>(5)</sup>	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input HIGH current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW current (D)	0.5			0.5			0.5			^
	nput LOW current (-D)	-150			-150			-150			μΑ

<sup>(1)</sup> The device will meet the specifications after the thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are specified only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously

- Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary +0.925 V to -0.5 V.
- All loading with 50  $\Omega$  to  $V_{CC}$  2 V.
- Single Ended input clock pin operation is limited to VCC ≥ 3 V in PECL mode.
- V<sub>IHCMR min</sub> varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR max</sub> varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

Copyright © 2008, Texas Instruments Incorporated



# NECL DC CHARACTERISTICS<sup>(1)</sup> ( $V_{CC} = 0.0 \text{ V}$ ; $V_{EE} = -3.8 \text{V}$ to -2.375 V)<sup>(2)</sup>

	DADAMETED		–40°C			25°C				UNIT	
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
I <sub>CC</sub>	Power supply current		28	45		32	45		36	45	mA
V <sub>OH</sub>	Output HIGH voltage (3)	-1145		-895	-1145	-1065	-895	-1145		-895	mV
V <sub>OL</sub>	Output LOW voltage <sup>(3)</sup>	-1945		-1600	-1945	-1777	-1600	-1945		-1600	mV
V <sub>IH</sub>	Input high voltage (Single-Ended) <sup>(4)</sup>	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input low voltage (Single-Ended) <sup>(4)</sup>	-1945		-1600	-1945		-1600	-1945		-1600	mV
V <sub>IHCM</sub>	Input HIGH voltage common mode range (Differential) (5)	V <sub>EE</sub> +1.2	V <sub>EE</sub> +1.2	0.0	V <sub>EE</sub> +1.2	V <sub>EE</sub> +1.2	0.0	V <sub>EE</sub> +1.2	V <sub>EE</sub> +1.2	0.0	V
I <sub>IH</sub>	Input HIGH current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW current (D)	0.5			0.5			0.5			
nput LOW current (-D)		-150			-150			-150			μΑ

- The device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously
- Input and output parameters vary 1:1 with V<sub>CC</sub>.
- All loading with 50  $\Omega$  to  $V_{CC}$  2  $\dot{V}$ .
- Single Ended input clock pin operation is limited to VCC  $\leq$  -3 V in NECL mode.  $V_{IHCMR\ min}$  varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR\ max}$  varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.


# AC CHARACTERISTICS<sup>(1)</sup> ( $V_{CC}$ = 2.375 V to 3.8 V; $V_{EE}$ = 0.0 V or $V_{CC}$ = 0.0 V; $V_{EE}$ = -3.8 V to -2.375 V<sup>(2)</sup>

		–40°C			25°C		85°C			UNIT	
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
f <sub>MAX</sub>	Max switching frequency <sup>(3)</sup> (see Figure 6)		3.8			3.5			3.1		GHz
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay to output differential (CLK, Q, -Q)	200		300	200		300	200		300	ps
t <sub>SKEW</sub>		8			8	15		8	15	ps	
	Device to Device Skew (Q, -Q) (4)			25			25			25	
t <sub>JITTER</sub>	Random clock jitter (RMS) ≤ 1.0 GHz			0.3			0.3			0.3	ps
	Random Clock Jitter (RMS) ≤ 1.5 GHz			0.2			0.2			0.2	
	Random Clock Jitter (RMS) ≤ 2.0 GHz			0.2			0.2			0.2	
	Random Clock Jitter (RMS) ≤ 2.5 GHz			0.2			0.2			0.2	
	Random Clock Jitter (RMS) ≤ 3.0 GHz			0.2			0.2			0.2	
V <sub>PP</sub>	Input swing Differential Config.	150	800	1200	150		1200	150		1200	mV
t <sub>r</sub> /t <sub>f</sub>	Output rise/fall times Q, -Q (20%-80%)	100		200	100		200	100		200	ps

- The device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
- Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to V<sub>CC</sub> -2 V.
- The maximum switching frequency measured at the output amplitude of 300 mVpp.
- Skew is measured between outputs under identical transitions



## **Typical Termination for Output Driver**



**Figure 1. Typical Termination for Output Driver** 




Figure 2. Propagation Delay




Figure 3. Input Voltage Swing




Figure 4. Output Rise and Fall Times

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 5. Device Skew




Figure 6. Output Amplitude vs Frequency





18-Oct-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVEP11D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVEP11	Samples
SN65LVEP11DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	-40 to 85	SIJI	Samples
SN65LVEP11DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIJI	Samples
SN65LVEP11DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVEP11	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

18-Oct-2013

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVEP11DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVEP11DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65LVEP11DGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0	
SN65LVEP11DR	SOIC	D	8	2500	367.0	367.0	35.0	

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>