
SCBS150K - JULY 1994 - REVISED APRIL 1999

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown **Resistors**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- Latch-Up Performance Exceeds 500 mA Per **JESD 17**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic Shrink** Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16652...WD PACKAGE SN74LVTH16652 . . . DGG OR DL PACKAGE (TOP VIEW)



description

The 'LVTH16652 devices are 16-bit bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16652 devices.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated



SCBS150K - JULY 1994 - REVISED APRIL 1999

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

These devices are fully specified for hot-insertion applications using $I_{\rm off}$ and power-up 3-state. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16652 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH16652 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

| | | INP | UTS | | | DATA | A 1/0† | ODERATION OR FUNCTION |
|------|------|------------|------------|----------------|----------------|--------------------------|--------------------------|---------------------------------------------------|
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 | OPERATION OR FUNCTION |
| L | Н | H or L | H or L | Х | Χ | Input | Input | Isolation |
| L | Н | 1 | \uparrow | Χ | Χ | Input | Input | Store A and B data |
| Х | Н | 1 | H or L | Х | Х | Input | Unspecified [‡] | Store A, hold B |
| Н | Н | \uparrow | \uparrow | X [‡] | Χ | Input | Output | Store A in both registers |
| L | Х | H or L | \uparrow | Х | Х | Unspecified [‡] | Input | Hold A, store B |
| L | L | \uparrow | \uparrow | X | X [‡] | Output | Input | Store B in both registers |
| L | L | Х | Х | Х | L | Output | Input | Real-time B data to A bus |
| L | L | Χ | H or L | Χ | Н | Output | Input | Stored B data to A bus |
| Н | Н | Х | Х | L | Х | Input | Output | Real-time A data to B bus |
| Н | Н | H or L | Χ | Н | Χ | Input | Output | Stored A data to B bus |
| Н | L | H or L | H or L | Н | Н | Output | Output | Stored A data to B bus and stored B data to A bus |

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



[‡] Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

SCBS150K - JULY 1994 - REVISED APRIL 1999





Figure 1. Bus-Management Functions



SCBS150K - JULY 1994 - REVISED APRIL 1999


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels





SCBS150K - JULY 1994 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | |
|------------------------------------------------------------------------------------|---------------------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high-impedance | |
| or power-off state, V _O (see Note 1) | –0.5 V to 7 V |
| Voltage range applied to any output in the high state, V _O (see Note 1) | 0.5 V to V_{CC} + 0.5 V |
| Current into any output in the low state, IO: SN54LVTH16652 | 96 mA |
| SN74LVTH16652 | 128 mA |
| Current into any output in the high state, IO (see Note 2): SN54LVTH16652 | 48 mA |
| SN74LVTH16652 | 64 mA |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I _{OK} (V _O < 0) | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 3): DGG package | 81°C/W |
| DL package | 74°C/W |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | | SN54LVTI | 116652 | SN74LVTI | 116652 | UNIT |
|---------------------|------------------------------------|-----------------|----------|--------|----------|--------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 2.7 | 3.6 | 2.7 | 3.6 | V |
| VIH | High-level input voltage | | 2 | 3 | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | 0.8 | V |
| VI | Input voltage | | 4 | 5.5 | | 5.5 | V |
| loн | High-level output current | | 7 | -24 | | -32 | mA |
| loL | Low-level output current | | 2 | 48 | | 64 | mA |
| Δt/Δν | Input transition rise or fall rate | Outputs enabled | 0,0 | 10 | | 10 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | | 200 | · | 200 | | μs/V |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS150K - JULY 1994 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DAI | DAMETER | TEST C | ONDITIONS | SN5 | 4LVTH16 | 6652 | SN7 | 4LVTH16 | 652 | UNIT |
|-----------------------|---------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|--------------------|---------|-------|--------------------|---------|------|------|
| PAI | RAMETER | 1551 C | ONDITIONS | MIN | TYP† | MAX | MIN | TYP† | MAX | UNII |
| VIK | | $V_{CC} = 2.7 \text{ V},$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | | | -1.2 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ | I _{OH} = -100 μA | V _{CC} -0 | .2 | | V _{CC} -0 | .2 | | |
| \/ | | $V_{CC} = 2.7 \text{ V},$ | $I_{OH} = -8 \text{ mA}$ | 2.4 | | | 2.4 | | | V |
| VOH | | V _{CC} = 3 V | I _{OH} = -24 mA | 2 | | | | | | V |
| | | ACC = 2 A | I _{OH} = -32 mA | | | | 2 | | | |
| | | V _{CC} = 2.7 V | I _{OL} = 100 μA | | | 0.2 | | | 0.2 | |
| | | VCC = 2.7 V | I _{OL} = 24 mA | | | 0.5 | | | 0.5 | |
| VoL | | | I _{OL} = 16 mA | | | 0.4 | | | 0.4 | V |
| VOL | | V _{CC} = 3 V | I _{OL} = 32 mA | | | 0.5 | | | 0.5 | V |
| | | ACC = 2 A | I _{OL} = 48 mA | | | 0.55 | | | | |
| | | | I _{OL} = 64 mA | | | | | | 0.55 | |
| | Control inputs | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$ | V _I = 5.5 V | | | \$ 10 | | | 10 | |
| | Control inputs | V _{CC} = 3.6 V, | $V_I = V_{CC}$ or GND | | Ş | ±1 | | | ±1 | |
| l _l | | | V _I = 5.5 V | | Q. | 20 | | | 20 | μΑ |
| | A or B ports‡ | V _{CC} = 3.6 V | VI = VCC | | 5 | 1 | | | 1 | |
| | | | V _I = 0 | | 5 | -5 | -5 | | | |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 4.5 V | 20° | | | | | ±100 | μΑ |
| | | V _{CC} = 3 V | V _I = 0.8 V | 75 | | | 75 | | | |
| I _I (hold) | A or B ports | ACC = 2 A | V _I = 2 V | – 75 | | | - 75 | | | μΑ |
| | | V _{CC} = 3.6 V§, | $V_{I} = 0 \text{ to } 3.6 \text{ V}$ | | | | | | ±500 | |
| I _{OZPU} | | $\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, $V_{O} = \frac{V_{CC}}{OE/OE} = 0$ | 0.5 V to 3 V, | | | ±100* | | | ±100 | μΑ |
| lozpd | | $\frac{\text{V}_{\text{C}}\text{C}}{\text{OE}/\text{OE}} = 1.5 \text{ V to 0, V}_{\text{O}} = \frac{1.5 \text{ V to 0}}{\text{OE}/\text{OE}} = \frac{1.5 \text{ V to 0, V}_{\text{O}}}{\text{OE}/\text{OE}} = 1.5 \text{ V to 0$ | 0.5 V to 3 V, | | | ±100* | | | ±100 | μΑ |
| | | V _{CC} = 3.6 V, | Outputs high | | | 0.19 | | | 0.19 | |
| lcc | | $I_{O} = 0$, | Outputs low | | | 5 | | | 5 | mA |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | | 0.19 | | | 0.19 | |
| | | V _{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or | | | | 0.2 | | | 0.2 | mA |
| Ci | C_i $V_I = 3 \text{ V or } 0$ | | | | 4 | | | 4 | | pF |
| C _{io} | | V _O = 3 V or 0 | | | 10 | | | 10 | | pF |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at V_{CC} = 3.3 V, T_{A} = 25°C. ‡ Unused pins at V_{CC} or GND

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS150K - JULY 1994 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | | | SN54LV | ГН16652 | | | SN74LV | ГН16652 | | |
|-----------------|------------------------------------------|-----------|-------------------|--------------|-------------------|-------|-------------------------|--------------|-------------------|-------|------|
| | | | V _{CC} = | 3.3 V 3 V | V _{CC} = | 2.7 V | V _{СС} ± 0. | = 3.3 3 V | V _{CC} = | 2.7 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | | 150 | | 150 | | 150 | | 150 | MHz |
| t _W | Pulse duration, CLK high or low | | 3.3 | | 3.3 | | 3.3 | | 3.3 | | ns |
| | Setup time, | Data high | 1.2 | | 1.5 | | 1.2 | | 1.5 | | ns |
| t _{su} | A or B before CLKAB↑ or CLKBA↑ | Data low | 2 | o Po | 2.8 | | 2 | | 2.8 | | 115 |
| tı. | Hold time, A or B after CLKAB↑ or CLKBA↑ | | 0.5 | .6,, | 0 | | 0.5 | | 0 | | ns |
| 'n | | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 115 |

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)


| | | | | N54LV | ГН16652 | | | SN74 | LVTH16 | 6652 | | |
|------------------|-----------------|----------------|-------------------|-------|-------------------------|-----|------------------------------------|------------------|--------|-------|-------|--------|
| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | | VCC = | 2.7 V | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | TYP [†] | MAX | MIN | MAX | |
| f _{max} | | | 150 | | 150 | | 150 | | | 150 | | MHz |
| ^t PLH | CLK | B or A | 1.3 | 4.5 | | 5 | 1.3 | 2.7 | 4.2 | | 4.7 | ns |
| t _{PHL} | CLK | BULA | 1.3 | 4.5 | | 5 | 1.3 | 2.8 | 4.2 | | 4.7 | 115 |
| ^t PLH | A or B | B or A | 1 | 3.6 | | 4.1 | 1 | 2.4 | 3.4 | | 3.9 | ns |
| ^t PHL | AOIB | BULK | 1 | 3.6 | EIN | 4.1 | 1 | 2.1 | 3.4 | | 3.9 | 115 |
| ^t PLH | SAB or SBA | B or A | 1 | 4.7 | Ny | 5.6 | 1 | 2.7 | 4.5 | | 5.4 | 5.4 ns |
| ^t PHL | SAB OI SBA | | 1 | 4.7 | y _o | 5.6 | 1 | 3 | 4.5 | | 5.4 | |
| ^t PZH | OED4 | А | 1 | 4.5 | • | 5.4 | 1 | 2.4 | 4.3 | | 5.2 | 20 |
| t _{PZL} | OEBA | A | 1 | 4.5 | | 5.4 | 1 | 2.3 | 4.3 | | 5.2 | ns |
| ^t PHZ | | А | 2 | 5.8 | | 6.3 | 2 | 3.9 | 5.6 | | 6.1 | ns |
| t _{PLZ} | OEBA | A | 2 | 5.6 | | 6.3 | 2 | 3.4 | 5.4 | | 6.1 | 115 |
| ^t PZH | OFAR | В | 1.3 | 4.4 | | 5.1 | 1.3 | 2.7 | 4.2 | | 4.9 | ns |
| tPZL | OEAB | D | 1.3 | 4.4 | | 5.1 | 1.3 | 2.6 | 4.2 | | 4.9 | 115 |
| t _{PHZ} | OFAR | В | 1.6 5.8 | | 6.5 | 1.3 | 3.5 | 5.5 | | 6.2 | nc | |
| t _{PLZ} | OEAB | В | 1.6 | 5.8 | | 6.5 | 1.3 | 3.2 | 5.5 | | 6.2 | ns |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SCBS150K - JULY 1994 - REVISED APRIL 1999

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

11-Sep-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| SN74LVTH16652DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH16652 | Samples |
| SN74LVTH16652DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH16652 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

11-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH16652:

● Enhanced Product: SN74LVTH16652-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVTH16652DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |

www.ti.com 10-Aug-2016



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVTH16652DGGR | TSSOP | DGG | 56 | 2000 | 367.0 | 367.0 | 45.0 |

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity