SCBS072F - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC*-II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

#### description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select either real-time or stored data for transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.

(	TOP VII	EW)	
( CLKAB [ SAB [ OEAB [ A1 [ A2 [ A3 [ A4 [ A5 [ A6 [ A7 [ A8 [	1 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 17 16 15 14	V <sub>CC</sub>   CLKBA   <u>SBA</u>   OEBA   B1   B2   B3   B4   B5   B6   B7
GND [	12	13	] B8

SN54ABT652A ... JT OR W PACKAGE

SN74ABT652A . . . DB, DW, NT, OR PW PACKAGE

#### SN54ABT652A . . . FK PACKAGE (TOP VIEW)

							,	<b>'</b>				
			OEAB	SAB	CLKAB	NC	Vcc	CLKBA	SBA			
	7	L										
A1 A2 A2 NC A4 A5 A6		5 6 7 9 10 11		3 13 <b>□</b> 8 ∀		1 15 0 2		27 17 27	2: 2: 2: 2: 2: 2: 2: 1: 1:8	4 0 3 0 2 0 1 0 0	OEB B1 B2 NC B3 B4 B5	Ā

NC - No internal connection

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCBS072F - JANUARY 1991 - REVISED MAY 1997

#### description (continued)

The SN54ABT652A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT652A is characterized for operation from -40°C to 85°C.


					FU	NCTION TABLE		
		INP	UTS			DATA	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	Н	$\uparrow$	$\uparrow$	X‡	Х	Input	Output	Store A in both registers
L	Х	H or L	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

<sup>‡</sup>Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

Figure 1. Bus-Management Functions




SN54ABT652A, SN74ABT652A

WITH 3-STATE OUTPUTS

**OCTAL REGISTERED TRANSCEIVERS** 


SCBS072F - JANUARY 1991 - REVISED MAY 1997

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.





logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



SCBS072F - JANUARY 1991 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	.5 V to 7 V V to 5.5 V 96 mA 128 mA 18 mA 50 mA . 104°C/W 81°C/W 67°C/W
PW package Storage temperature range, T <sub>stg</sub> –65°	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

			SN54AB	T652A	SN74AB	T652A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS072F - JANUARY 1991 - REVISED MAY 1997

	DAMETER	7507.00		т	A = 25°C	;	SN54AB	T652A	SN74AB	T652A		
PA	RAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		V	
VOH			I <sub>OH</sub> = -24 mA	2			2				v	
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
Vai			I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>					100						mV	
ь.	Control inputs					±1		±1		±1		
I	A or B ports $V_{CC} = 5.5 V$ ,		$V_I = V_{CC}$ or GND			±100		±100		±100	μA	
IOZH‡	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50**		10		50	μA	
IOZL <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50**		-10		-50	μA	
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
lO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			250		250		250	μA	
ICC		IO = 0,	Outputs low			30		30		30	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			250		250		250	μA	
∆ICC¶		$V_{CC} = 5.5 V$ , One in Other inputs at $V_{CC}$				1.5		1.5		1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			7						pF	
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			12						pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* These limits apply only to the SN74ABT652A.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54ABT652A, SN74ABT652A **OCTAL REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS072F - JANUARY 1991 - REVISED MAY 1997

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AB	3T652A		
		V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	1.5		1.5		ns

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74AB	3T652A		
		V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



#### SN54ABT652A, SN74ABT652A **OCTAL REGISTERED TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS072F - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)

				SN5	4ABT65	52A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub> T	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			МАХ	UNIT
			MIN	TYP	MAX			
fmax			125	200		125		MHz
t <sub>PLH</sub>	CLK	B or A	2.2	4	5.1	1.7	5.9	ns
<sup>t</sup> PHL	ULK	BUIA	1.7	4	5.1	1.7	5.9	115
<sup>t</sup> PLH	A or B	B or A	1.5	3	4.8	1	5	ns
<sup>t</sup> PHL	AUID	BUIA	1.5	3.3	4.6	1	5.6	115
<sup>t</sup> PLH	040 004 <sup>±</sup>	B or A	1.5	4	5.5	1.5	6.8	ns
tPHL to the temperature of temper	SAB or SBA <sup>†</sup>	BUIA	1.5	3.6	4.9	1.5	6.2	115
<sup>t</sup> PZH	0554	А	2	3.6	5.4	2	6.8	20
tPZL	OEBA	~	3	5.7	7.7	3	9.2	ns
<sup>t</sup> PHZ		А	1.5	3.2	5.8	1	7.5	ns
<sup>t</sup> PLZ	OEBA	A	1.5	3	4.3	1	4.6	115
<sup>t</sup> PZH	OEAB	В	2	4.3	6.1	2	7.8	
tPZL			3	5.5	7.4	3	8.9	ns
<sup>t</sup> PHZ	OEAB	В	1.5	3.3	6	1	8	
<sup>t</sup> PLZ	UEAD	D	1.5	3.4	5	1.5	6.8	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended ranges of supply voltage and operating free-air	
temperature, C <sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)	

				SN7	4ABT65	52A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MAX	UNIT
			MIN	TYP	MAX			
fmax			125	200		125		MHz
<sup>t</sup> PLH	CLK	B or A	2.2	4	5.1	2.2	5.6	ns
<sup>t</sup> PHL	OLK	BUR	1.7	4	5.1	1.7	5.6	115
<sup>t</sup> PLH	A or B	B or A	1.5	3	4.3	1.5	4.8	ns
<sup>t</sup> PHL	AUB	BUR	1.5	3.3	4.6	1.5	5.4	115
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>	B or A	1.5	4	5.1	1.5	6.5	ns
<sup>t</sup> PHL	SAB OF SBAT	BUR	1.5	3.6	4.9	1.5	5.9	
<sup>t</sup> PZH	OEBA	А	2	3.6	4.6	2	5.8	ns
<sup>t</sup> PZL	OEBA	~	3	5.7	6.8	3	8.5	ns
<sup>t</sup> PHZ	OEBA	А	1.5	3.2	4.5	1.5	5	ns
<sup>t</sup> PLZ	OEBA	A	1.5	3	3.8	1.5	4.1	115
<sup>t</sup> PZH	OEAB	В	2	4.3	6.1	2	6.5	
tPZL		В	3	5.5	6.5	3	7.4	ns
<sup>t</sup> PHZ	OEAB	В	1.5	3.3	4.5	1.5	5.5	200
<sup>t</sup> PLZ			1.5	3.4	4.4	1.5	5.1	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS072F - JANUARY 1991 - REVISED MAY 1997



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





25-Oct-2016

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9324202Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9324202Q3A SNJ54ABT 652AFK	Samples
5962-9324202QKA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9324202QK A SNJ54ABT652AW	Samples
5962-9324202QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9324202QL A SNJ54ABT652AJT	Samples
SN74ABT652ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74ABT652ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB652A	Samples
SN74ABT652ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AB652A	Samples
SN74ABT652ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT652A	Samples
SN74ABT652ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT652A	Samples
SNJ54ABT652AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9324202Q3A SNJ54ABT 652AFK	Samples
SNJ54ABT652AJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9324202QL A SNJ54ABT652AJT	Samples
SNJ54ABT652AW	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9324202QK A SNJ54ABT652AW	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

25-Oct-2016

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ABT652A, SN74ABT652A :

• Catalog: SN74ABT652A

Military: SN54ABT652A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



### PACKAGE OPTION ADDENDUM

25-Oct-2016

Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74ABT652ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
ſ	SN74ABT652ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT652ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74ABT652ADWR	SOIC	DW	24	2000	367.0	367.0	45.0

### **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

### JT (R-GDIP-T\*\*)

#### **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
  E. Falls within Mil-Std 1835 GDFP2-F20



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconne	ctivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated