
SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Unregulated Battery Operation Down to 2.7 V
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion

SN54LVT	TH543 JT OR W PACKAGE	
SN74LVTH543	. DB, DGV, DW, NS, OR PW PACKAGE	
	(TOP VIEW)	

LEBA [	1	$O_{24}$	] v <sub>cc</sub>
OEBA [	2	23	CEBA
A1 [	3	22	] B1
A2 [	4	21	] B2
A3 [	5	20	] B3
A4 [	6	19	] B4
A5 [	7	18	] B5
A6 [	8	17	] B6
A7 [	9	16	] B7
A8 [	10	15	] B8
CEAB [	11	14	LEAB
GND [	12	13	) OEAB

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)



NC – No internal connection

#### description/ordering information

These octal transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH543DW	
	SOIC – DW	Tape and reel	SN74LVTH543DWR	LVTH543
	SOP – NS	Tape and reel	SN74LVTH543NSR	LVTH543
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH543DBR	LXH543
		Tube	SN74LVTH543PW	
	TSSOP – PW	Tape and reel	SN74LVTH543PWR	LXH543
	TVSOP – DGV	Tape and reel	SN74LVTH543DGVR	LXH543
	CDIP – JT	Tube	SNJ54LVTH543JT	SNJ54LVTH543JT
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH543W	SNJ54LVTH543W
	LCCC – FK	Tube	SNJ54LVTH543FK	SNJ54LVTH543FK

#### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

#### description/ordering information (continued)

The 'LVTH543 devices contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register, to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ inputs.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

	INPUTS										
CEAB	LEAB	OEAB	В								
Н	Х	Х	Х	Z							
Х	Х	Н	Х	Z							
L	Н	L	Х	в <sub>0</sub> ‡							
L	L	L	L	L							
L	L	L	Н	Н							

#### FUNCTION TABLE<sup>†</sup>


<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

#### logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to 7 V Voltage range applied to any output in the high-impedance
or power-off state, V <sub>O</sub> (see Note 1)
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V
Current into any output in the low state, I <sub>O</sub> : SN54LVTH543
SN74LVTH543
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH543
SN74LVTH543 64 mA
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package
DGV package
DW package 46°C/W
NS package
PW package
Storage temperature range, T <sub>stg</sub> 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_{O} > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

#### recommended operating conditions (see Note 4)

			SN54LV	TH543	SN74LV	TH543	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current		1	<b>~</b> –24		-32	mA
IOL	Low-level output current		DNC	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	20	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		2 200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	543	SN	74LVTH	543					
PAI	RAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT				
VIK		V <sub>CC</sub> = 2.7 V,	lı = -18 mA			-1.2			-1.2	V				
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2						
.,		V <sub>CC</sub> = 2.7 V,	IOH = -8 mA	2.4			2.4			.,				
VOH			I <sub>OH</sub> = -24 mA	2						V				
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2							
			I <sub>OL</sub> = 100 μA			0.2			0.2					
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5					
			I <sub>OL</sub> = 16 mA			0.4			0.4	V				
VOL		N 9.V	I <sub>OL</sub> = 32 mA			0.5			0.5	V				
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55								
			I <sub>OL</sub> = 64 mA			M			0.55					
	Control in pute	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		10.	±1			±1					
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		RE	10			10					
lj –			V <sub>I</sub> = 5.5 V		1	20			20	μA				
	A or B ports‡	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		50	1			1					
			$V_{I} = 0$	C	5	-5			-5					
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V	Q					±100	μΑ				
			V <sub>I</sub> = 0.8 V	75			75							
ll(hold)	A or B ports	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			μΑ				
. ,		V <sub>CC</sub> = 3.6 V§	$V_{I} = 0$ to 3.6 V						±500					
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	= 0.5 to 3 V,			±100*			±100	μΑ				
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	= 0.5 to 3 V,			±100*			±100	μΑ				
			Outputs high			0.19			0.19					
ICC	$V_{CC} = 3.6 V, I_{O} = 0, \\ V_{I} = V_{CC} \text{ or } GND$		Outputs low		5				5	mA				
~ ~			Outputs disabled		0.19			0.19						
∆ICC¶		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at $V_{CC}$ or	ie input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA				
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF				
Cio		V <sub>O</sub> = 3 V or 0			9			9		pF				

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> Unused terminals are at  $V_{CC}$  or GND.

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					SN54L\	/TH543			SN74L	/TH543		
				۲ <mark>0.1 V<sub>CC</sub> =</mark>		V <sub>CC</sub> =	2.7 V	= V <sub>CC</sub> ± 0.3		V <sub>CC</sub> =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration,	LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
		A or B before	Data high	0.4		0.4		0.4		0.4		
		LEAB or LEBA↑	Data low	1		1.5		1		1.5		
t <sub>su</sub>	Setup time	A or B before	Data high	0.2	6	0.2		0.2		0.2		ns
		CEAB or CEBA↑	Data low	0.7	5	1.2		0.7		1.2		
		A or B after	Data high	1.5	n	0.6		1.5		0.6		
<b>+</b> .	t <sub>h</sub> Hold time	LEAB or LEBA↑	Data low	1.3	30	1.5		1.3		1.5		ns
'n		A or B after	Data high	1.6	Q	0.5		1.6		0.5		115
		CEAB or CEBA↑	Data low	1.4		1.6		1.4		1.6		


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54L\	/TH543			SN7	4LVTH	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V		C = 3.3 ± 0.3 V	V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	D or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	
<sup>t</sup> PHL	AOID	B or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	ns
<sup>t</sup> PLH	LE	A	1.2	5.1		6.1	1.3	2.9	4.7		5.9	
<sup>t</sup> PHL	LE	A or B	1.2	5.1	IEI	6.1	1.3	2.9	4.7		5.9	ns
<sup>t</sup> PZH	OE	A D	1	5.1	EL	6.4	1.1	2.9	4.9		6.2	
<sup>t</sup> PZL	OE	A or B	1	5.1	4	6.4	1.1	3.2	4.9		6.2	ns
<sup>t</sup> PHZ	OE	A an D	1.9	5.6	1~	6.2	2	3.4	5.3		5.9	
<sup>t</sup> PLZ	ÛE	A or B	1.9	5.6		6.2	2	3.7	5.3		5.9	ns
<sup>t</sup> PZH	CE	A D	1.2	5.5		7	1.3	3.2	5.3		6.8	
<sup>t</sup> PZL	CE	A or B	1.2	5.5		7	1.3	3.5	5.3		6.8	ns
<sup>t</sup> PHZ	CE	A or B	2.2	5.7		6.2	2.3	3.8	5.4		5.9	
<sup>t</sup> PLZ	CE	AUID	2.2	5.7		5.9	2.3	3.9	5.4		5.6	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms





26-Mar-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVTH543DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH543DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543	Samples
SN74LVTH543DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543	Samples
SN74LVTH543DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543	Samples
SN74LVTH543PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543	Samples
SN74LVTH543PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH543PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543	Samples
SN74LVTH543PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

# PACKAGE OPTION ADDENDUM

26-Mar-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH543 :

Enhanced Product: SN74LVTH543-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

#### **TAPE AND REEL INFORMATION**





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH543DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVTH543DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVTH543PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Mar-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH543DBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVTH543DWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVTH543PWR	TSSOP	PW	24	2000	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated