
SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion

SN54LVTH652...JT OR W PACKAGE SN74LVTH652...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)

> 24 🛛 V<sub>CC</sub> CLKAB [ 23 SAB 2 CLKBA OEAB 22 SBA 13 21 OEBA A1 4 A2 5 20 B1 6 19 B2 A3 18 🛛 B3 17 A4 A5 8 17 B4 9 16 🛛 B5 A6 10 15 🛛 B6 A7 14 🛛 B7 A8 11 13 🛛 B8 12 GND

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)



NC - No internal connection

#### description/ordering information

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH652DW	
	SOIC – DW	Tape and reel	SN74LVTH652DWR	LVTH652
	SOP – NS	Tape and reel	SN74LVTH652NSR	LVTH652
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH652DBR	LXH652
		Tube	SN74LVTH652PW	
	TSSOP – PW	Tape and reel	SN74LVTH652PWR	LXH652
	TVSOP – DGV	Tape and reel	SN74LVTH652DGVR	LXH652
	CDIP – JT	Tube	SNJ54LVTH652JT	SNJ54LVTH652JT
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH652W	SNJ54LVTH652W
	LCCC – FK	Tube	SNJ54LVTH652FK	SNJ54LVTH652FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

#### description/ordering information (continued)

The 'LVTH652 devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH652 devices.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

						I UNCTION TABLE		
		INPU	TS			DAT	a I/o†	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	Н	$\uparrow$	$\uparrow$	χ‡	Х	Input	Output	Store A in both registers
L	Х	H or L	Ŷ	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	Х	х‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

**FUNCTION TABLE** 


<sup>†</sup> The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003




Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

Figure 1. Bus-Management Functions



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V_CC $\ldots \ldots $	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)–0.5 V to 7 V	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1) $-0.5$ V to 7 V	
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V	state, $V_O$ (see Note 1)
Current into any output in the low state, I <sub>O</sub> : SN54LVTH652	64LVTH652 96 mA
SN74LVTH652) 128 mA	'4LVTH652) 128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH652 8 mA	Note 2): SN54LVTH652 8 mA
SN74LVTH652 64 mA	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
DGV package	
DW package	
NS package	
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			SN54LV	TH652	SN74LV	TH652	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
IOH	High-level output current		6	-24		-32	mA
IOL	Low-level output current		na	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	40	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	652	SN	4LVTH6	52				
PAF	RAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT			
Vік		V <sub>CC</sub> = 2.7 V,	lj = –18 mA			-1.2			-1.2	V			
VOH		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0.	2					
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4						
			I <sub>OH</sub> = -24 mA	2						V			
		$V_{CC} = 3 V$	I <sub>OH</sub> = -32 mA				2						
			I <sub>OL</sub> = 100 μA			0.2			0.2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5				
			I <sub>OL</sub> = 16 mA			0.4			0.4	V			
V <sub>OL</sub>		$\lambda = -2\lambda $	I <sub>OL</sub> = 32 mA			0.5			0.5	V			
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA			0.55							
			I <sub>OL</sub> = 64 mA			Ņ			0.55				
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1				
	Control Inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V		S.	10			10				
lı A or B po			V <sub>I</sub> = 5.5 V		1	20			20	μA			
	A or B ports‡	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		2	1			1				
			V <sub>I</sub> = 0		5	-5			-5	-5			
l <sub>off</sub>		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V	9					±100	μA			
			V <sub>I</sub> = 0.8 V	75			75						
ll(hold)	A or B ports	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	-75			-75			μA			
		V <sub>CC</sub> = 3.6 V§	$V_{I} = 0$ to 3.6 V						±500				
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_{O} = OE/OE = don't care$	0.5 to 3 V,			±100*			±100	μA			
IOZPD		$V_{CC} = 1.5 V \text{ to } 0, V_{O} = OE/OE = \text{don't care}$	0.5 to 3 V,			±100*			±100	μA			
			Outputs high			0.19			0.19				
ICC V <sub>CC</sub> = 3.6 V <sub>I</sub> = V <sub>CC</sub> o		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$	Outputs low		5 0.19				5				
			Outputs disabled					0.19					
$\Delta I_{CC} \begin{tabular}{lllllllllllllllllllllllllllllllllll$					0.2			0.2	mA				
C <sub>1</sub> V <sub>1</sub> = 3 V or 0				4			4		pF				
Cio					9			9		pF			

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

 $\ddagger$  Unused terminals at V<sub>CC</sub> or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54L\	/TH652			SN74L\	/TH652		
			×CC = ± 0.3		V <sub>CC</sub> =	2.7 V	= V <sub>CC</sub> ± 0.	3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	ock Clock frequency			150		150		150		150	MHz
tw	Pulse duration, CLK high or low		3.3	4	3.3		3.3		3.3		ns
	Setup time,	Data high	1.3	205	1.6		1.2		1.5		
t <sub>su</sub>	A or B before CLKAB↑ or CLKBA↑	Data low	1.9	5,5,	2.6		1.6		2.2		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑				1.2		0.8		0.8		ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


				SN54L\	/TH652			SN7	4LVTH	652			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V	V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
fmax			150		150		150			150		MHz	
<sup>t</sup> PLH	CLKBA or	A or B	1.7	5		5.9	1.8	3.1	4.7		5.6	~~	
<sup>t</sup> PHL	CLKAB	A or B	1.7	5		5.9	1.8	3.1	4.7		5.6	ns	
<sup>t</sup> PLH	A or B	B or A	1.2	3.7		4.3	1.3	2.3	3.5		4.1	~~	
<sup>t</sup> PHL	AOLP	BOIA	1.2	3.7	Mi	4.3	1.3	2.4	3.5		4.1	ns	
<sup>t</sup> PLH	SBA or SAB‡	A	1.4	5.2	1	6.3	1.5	3.1	4.9		6		
<sup>t</sup> PHL	SBA OF SAB+	A or B	1.4	5.2	140	6.3	1.5	3.4	4.9		6	ns	
<sup>t</sup> PZH	OEBA	•	1	5.4	1	6.7	1.1	2.9	5.2		6.5		
<sup>t</sup> PZL	OEBA	A	1	5.4		6.7	1.1	3.1	5.2		6.5	ns	
<sup>t</sup> PHZ	OEBA	^	2.2	5.9		6.5	2.3	3.5	5.5		6.1	~~	
<sup>t</sup> PLZ	OEBA	A	2.2	× 5.9		6.3	2.3	3.7	5.5		5.9	ns	
<sup>t</sup> PZH	OEAB	В	1.2	4.9		5.9	1.3	3	4.7		5.7	~~~	
<sup>t</sup> PZL	UEAB	В	1.2	4.9		5.9	1.3	3.3	4.7		5.7	ns	
<sup>t</sup> PHZ	OEAB	В	1.4	5.8		7	1.5	3.6	5.6		6.7		
<sup>t</sup> PLZ	OLAB	0	1.4	5.9		6.6	1.5	3.7	5.6		6.3	ns	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS706F - AUGUST 1997 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms





### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVTH652DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH652DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH652	Samples
SN74LVTH652PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH652	Samples
SN74LVTH652PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH652PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH652	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Sep-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH652 :

Enhanced Product: SN74LVTH652-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION



SN74LVTH652PWR



**B0** 

(mm)

8.3

6.95

K0

(mm)

1.6

**P1** 

(mm)

8.0

w

(mm)

16.0

Pin1

Quadrant

Q1

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

16.4

*All dimensions are nominal					
Device	Package Drawing		Reel Diameter	Reel Width	A0 (mm)
	•		(mm)	W1 (mm)	ì

24

2000

PW

TSSOP

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH652PWR	TSSOP	PW	24	2000	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



# LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated