### SN74ALVCH32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES144G-OCTOBER 1998-REVISED OCTOBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus+™
  Family
- UBT<sup>™</sup> Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Operates From 1.65 V to 3.6 V
- Max t<sub>nd</sub> of 3.9 ns at 3.3 V

- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**

This 36-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

This device can be used as two 18-bit transceivers or one 36-bit transceiver. Data flow in each direction is controlled by output enable (OEAB and  $\overline{OEBA}$ ), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### **ORDERING INFORMATION**

	T <sub>A</sub>	PACKA	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	-40°C to 85°C	LFBGA - GKF	Tana and saal	SN74ALVCH32501KR	ACU504
		LFBGA - ZKF (Pb-free)	Tape and reel	74ALVCH32501ZKFR	ACH501

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, UBT are trademarks of Texas Instruments.



# GKF OR ZKF PACKAGE (TOP VIEW)

1 2 3 4 5 6 000000 Α 000000 В 000000 С 000000 D 000000 Ε 000000 F 000000 G 000000 Н 000000 J 000000 Κ 000000 L 000000 M 000000 Ν Р 000000 R 000000 Т 000000 000000 U ٧ 000000 W 000000

#### TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1A2	1A1	1LEAB	1CLKAB	1B1	1B2
В	1A4	1A3	10EAB	GND	1B3	1B4
С	1A6	1A5	GND	GND	1B5	1B6
D	1A8	1A7	V <sub>CC</sub>	V <sub>cc</sub>	1B7	1B8
E	1A10	1A9	GND	GND	1B9	1B10
F	1A12	1A11	GND	GND	1B11	1B12
G	1A14	1A13	V <sub>CC</sub>	V <sub>cc</sub>	1B13	1B14
Н	1A15	1A16	GND	GND	1B16	1B15
J	1A17	1A18	1 <del>OEBA</del>	1CLKBA	1B18	1B17
K	NC	2LEAB	1LEAB	GND	2CLKAB	NC
L	2A2	2A1	20EAB	GND	2B1	2B2
M	2A4	2A3	GND	GND	2B3	2B4
N	2A6	2A5	V <sub>CC</sub>	V <sub>CC</sub>	2B5	2B6
Р	2A8	2A7	GND	GND	2B7	2B8
R	2A10	2A9	GND	GND	2B9	2B10
T	2A12	2A11	V <sub>CC</sub>	V <sub>CC</sub>	2B11	2B12
U	2A14	2A13	GND	GND	2B13	2B14
٧	2A15	2A16	2 <del>OEBA</del>	2CLKBA	2B16	2B15
W	2A17	2A18	2LEBA	GND	2B18	2B17

<sup>(1)</sup> NC - No internal connection




#### **FUNCTION TABLE**(1)

	INP	PUTS		OUTPUT
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
Н	Н	Χ	L	L
Н	Н	X	Н	Н
Н	L	$\uparrow$	L	L
Н	L	$\uparrow$	Н	Н
Н	L	Н	Χ	B <sub>0</sub> <sup>(2)</sup>
Н	L	L	Χ	B <sub>0</sub> <sup>(2)</sup> B <sub>0</sub> <sup>(3)</sup>

- A-to-B data flow is shown; B-to-A flow is similar, but uses <del>OEBA</del>, LEBA, and CLKBA.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established


### **LOGIC DIAGRAM (POSITIVE LOGIC)**



3



### **LOGIC DIAGRAM (POSITIVE LOGIC)**





SCES144G-OCTOBER 1998-REVISED OCTOBER 2004

## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
V	lanut valtaga ranga	Except I/O ports (2)	-0.5	4.6	V
V <sub>I</sub>	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>	·	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>C</sub>	c or GND		±100	mA
$\theta_{JA}$	Package thermal impedance (4)	GKF/ZKF package		36	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V <sub>cc</sub>	V
Vo	Output voltage		0	V <sub>cc</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-12	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Lour lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		12	mA
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74ALVCH32501 **36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES144G-OCTOBER 1998-REVISED OCTOBER 2004



#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	TER	TEST CO	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2					
		I <sub>OH</sub> = -4 mA		1.65 V	1.2					
		$I_{OH} = -6 \text{ mA}$		2.3 V	2					
V <sub>OH</sub>				2.3 V	1.7			V		
		I <sub>OH</sub> = -12 mA		2.7 V	2.2					
				3 V	2.4					
		I <sub>OH</sub> = -24 mA		3 V	2					
		$I_{OL} = 100 \mu A$		1.65 V to 3.6 V			0.2			
		I <sub>OL</sub> = 4 mA		1.65 V			0.45			
V		I <sub>OL</sub> = 6 mA		2.3 V			0.4	\/		
$V_{OL}$		L - 12 mΛ		2.3 V			0.7	V		
		I <sub>OL</sub> = 12 mA		2.7 V			0.4			
		$I_{OL} = 24 \text{ mA}$		3 V			0.55			
I <sub>I</sub>		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ		
		V <sub>I</sub> = 0.58 V		1.65 V	25					
		V <sub>I</sub> = 1.07 V		1.05 V	-25					
		V <sub>I</sub> = 0.7 V		2.3 V	45					
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ		
		V <sub>I</sub> = 0.8 V		3 V	75					
		V <sub>I</sub> = 2 V		3 V	-75					
		V <sub>I</sub> = 0 to 3.6 V <sup>(2)</sup>		3.6 V			±500			
I <sub>OZ</sub> <sup>(3)</sup>		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ		
I <sub>CC</sub>		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			80	μΑ		
$\Delta I_{CC}$		One input at V <sub>CC</sub> - 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ		
C <sub>i</sub> Control	l inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF		
C <sub>io</sub> A or B	ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF		

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

<sup>(3)</sup> For I/O ports, the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.





#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency				(1)		150		150		150	MHz
	Dules duration	LE high		(1)		3.3		3.3		3.3		20
t <sub>w</sub>	Pulse duration CLK high or low					3.3		3.3		3.3		ns
		Data before CLK↑				2.2		2.1		1.7		
t <sub>su</sub>	Setup time	Data before LE↓	CLK high	(1)		1.9		1.6		1.5		ns
		Data before LEV	CLK low	(1)		1.3		1.1		1		
	Data after CLK↑		·	(1)		0.6		0.6		0.7		
t <sub>h</sub>	Hold time	Data after LE↓	CLK high or low	(1)		1.4		1.7		1.4		ns

<sup>(1)</sup> This information was not available at the time of publication.

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1	V <sub>CC</sub> = 1.8 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
	A or B	B or A		(1)	1	4.8		4.5	1	3.9	
t <sub>pd</sub>	LE	A or B		(1)	1.1	5.7		5.3	1.3	4.6	ns
	CLK	AUID		(1)	1.2	6.1		5.6	1.4	4.9	
t <sub>en</sub>	OEAB	В		(1)	1	5.8		5.3	1	4.6	ns
t <sub>dis</sub>	OEAB	В		(1)	1.5	6.2		5.7	1.4	5	ns
t <sub>en</sub>	OEBA	Α		(1)	1.3	6.3		6	1.1	5	ns
t <sub>dis</sub>	OEBA	Α		(1)	1.3	5.3		4.6	1.3	4.2	ns

<sup>(1)</sup> This information was not available at the time of publication.

#### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETE	R	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
0	Power dissipation	Outputs enabled	C _ 0 f _ 10 MHz	(1)	44	54	pF	
$C_{pd}$	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 MHz$	(1)	6	6	] þr	

<sup>(1)</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub> GND

LOAD CIRCUIT

V	IN	PUT	,,	, , , , , , , , , , , , , , , , , , ,		ь	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
74ALVCH32501ZKFR	ACTIVE	LFBGA	ZKF	114	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	ACH501	Samples
SN74ALVCH32501KR	NRND	BGA MICROSTAR	GKF	114	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	ACH501	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jun-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCH32501ZKFR	LFBGA	ZKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1
SN74ALVCH32501KR	BGA MI CROSTA R	GKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1

www.ti.com 27-Jun-2013




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCH32501ZKFR	LFBGA	ZKF	114	1000	336.6	336.6	41.3
SN74ALVCH32501KR	BGA MICROSTAR	GKF	114	1000	336.6	336.6	41.3

# GKF (R-PBGA-N114)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



# ZKF (R-PBGA-N114)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity