











SN74LVCH16374A

SCAS757B - DECEMBER 2003 - REVISED SEPTEMBER 2014

SN74LVCH16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs

Features

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.5 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Electronic Points of Sale
- Wearable Health and Fitness Devices
- Power Infrastructure

3 Description


This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVCH16374A	SSOP (48)	15.80 mm × 7.50 mm
	TSSOP (48)	12.50 mm × 6.10 mm
	TVSOP (48)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



2OE 2Q1 2D1

To Seven Other Channels



Table of Contents

1	Features 1	9 Deta	iled Description	11
2	Applications 1	9.1	Overview	11
3	Description 1	9.2	Functional Block Diagram	11
4	Simplified Schematic	9.3	Feature Description	12
5	Revision History2	9.4	Device Functional Modes	12
6	Pin Configuration and Functions	10 App	lication and Implementation	13
7	Specifications	10.1	Application Information	13
′	•	10.2	Typical Application	13
	7.1 Absolute Maximum Ratings	11 Pow	er Supply Recommendations	14
	7.2 Handling Ratings		out	
	7.4 Thermal Information	12.1	Layout Guidelines	
	7.5 Electrical Characteristics	12.2	Layout Example	
	7.6 Timing Requirements	13 Devi	ce and Documentation Support	15
	7.7 Switching Characteristics	13.1	Trademarks	
	7.8 Operating Characteristics	13.2	Electrostatic Discharge Caution	15
	7.9 Typical Characteristics	13.3	Glossary	15
8	Parameter Measurement Information 10		hanical, Packaging, and Orderable mation	15


5 Revision History

CI	nanges from Revision A (March 2005) to Revision B	Page
•	Updated document to new TI data sheet format.	······································
•	Deleted Ordering Information table.	<i>'</i>
•	Changed I _{off} bullet in Features	<i>*</i>
•	Added Applications.	<i>•</i>
•	Added Pin Functions table	(
•	Added Pin Functions table	4
•	Added Handling Ratings table	(
	Changed MAX operating temperature to 125°C in Recommended Operating Conditions.	
•	Added Thermal Information table.	7
•	Added Typical Characteristics.	9
•	Added Detailed Description section	1
	Added Application and Implementation section	
	Added Power Supply Recommendations and Layout sections	



6 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 OE	-	Output Enable 1
2	1Q1	0	1Q1 Output
3	1Q2	0	1Q2 Output
4	GND	_	Ground Pin
5	1Q3	0	1Q3 Output
6	1Q4	0	1Q4 Output
7	V _{CC}	ı	Power Pin
8	1Q5	0	1Q5 Output
9	2Q6	0	2Q6 Output
10	GND		Ground Pin
11	1Q7	0	1Q7 Output
12	1Q8	0	1Q8 Output
13	2Q1	0	2Q1 Output
14	2Q2	0	2Q2 Output
15	GND		Ground Pin
16	2Q3	0	2Q3 Output
17	2Q4	0	2Q4 Output
18	V _{CC}	_	Power Pin

Product Folder Links: SN74LVCH16374A



Pin Functions (continued)

F	PIN		
NO.	NAME	1/0	DESCRIPTION
19	2Q5	0	2Q5 Output
20	2Q6	0	2Q6 Output
21	GND		Ground Pin
22	2Q7	0	2Q7 Output
23	2Q8	0	2Q8 Output
24	2 OE	Ι	Output Enable 2
25	2CLK	I	Clock 2 Input
26	2D8	I	2D8 Input
27	2D7	I	2D7 Input
28	GND	_	Ground Pin
29	2D6	I	2D6 Input
30	2D5	I	2D5 Input
31	V _{CC}		Power Pin
32	2D4	I	2D4 Input
33	2D3	I	2D3 Input
34	GND		Ground Pin
35	2D2		2D2 Input
36	2D1	Ι	2D1 Input
37	1D8	I	1D8 Input
38	1D7		1D7 Input
39	GND	ı	Ground Pin
40	1D6	Ι	1D6 Input
41	1D5	I	1D5 Input
42	V _{CC}	-	Power Pin
43	1D4	I	1D4 Input
44	1D3	I	1D3 Input
45	GND	_	Ground Pin
46	1D2		1D2 Input
47	1D1	I	1D1 Input
48	1CLK	I	Clock 1 Input






Table 1. Pin Assignments⁽¹⁾ (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 OE	NC	NC	NC	NC	2CLK

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)




Table 2. Pin Assignments⁽¹⁾ (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 OE	1CLK	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 OE	2CLK	NC	2D8

(1) NC - No internal connection

Copyright © 2003–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVCH16374A



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
V_{I}	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	pedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state (2) (3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		– 50	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
IO	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND	·		±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	orage temperature range		150	°C
V _(ESD)	Floatroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
\/	Cumply voltage	Operating	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
V _I	Input voltage		0	5.5	V	
Vo	Output voltage	High or low state	0	V _{CC}	V	
		High-impedance state	0	5.5		
		V _{CC} = 1.65 V		-4		
	High level autout august	V _{CC} = 2.3 V		-8	A	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA	
	Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Lave lavel autout average	V _{CC} = 2.3 V		8	A	
l _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

7.4 Thermal Information

			SN74LVCH16374	Α	
THERMAL METRIC(1)		DL	DGG	DGV	UNIT
			48 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.4	64.3	78.4	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	34.7	17.6	30.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	41.0	31.5	41.8	00044
ΨЈТ	Junction-to-top characterization parameter	12.3	1.1	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.4	31.2	41.3	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LVCH16374A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		
PARAMETER VOH Vol II III III III III III III III III	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		V
VOH	10 m/s	2.7 V	2.2		V
	10H = -12 IIIA	3 V	2.4		
$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
$V_{OH} = \begin{cases} I_{OH} = -100 \ \mu A & 1.65 \ V \ to \ 3.6 \ V \\ I_{OH} = -4 \ mA & 1.65 \ V & 1.2 \\ I_{OH} = -8 \ mA & 2.3 \ V & 1.7 \\ I_{OH} = -12 \ mA & 3 \ V & 2.2 \\ \hline I_{OH} = -24 \ mA & 3 \ V & 2.2 \\ \hline I_{OL} = 100 \ \mu A & 1.65 \ V \ to \ 3.6 \ V \\ \hline I_{OL} = 4 \ mA & 1.65 \ V \\ \hline I_{OL} = 4 \ mA & 1.65 \ V \\ \hline I_{OL} = 12 \ mA & 2.3 \ V \\ \hline I_{OL} = 12 \ mA & 2.7 \ V \\ \hline I_{OL} = 12 \ mA & 3 \ V \\ \hline I_{OL} = 24 \ mA & 3 \ V \\ \hline I_{OL} = 24 \ mA & 3 \ V \\ \hline I_{OL} = 1.07 \ V & 3.6 \ V \\ \hline V_{I} = 0.58 \ V & 3.6 \ V \\ \hline V_{I} = 0.7 \ V & 2.2 \\ \hline V_{I} = 0.7 \ V & 2.2 \\ \hline V_{I} = 0.8 \ V & 2.3 \ V \\ \hline V_{I} = 0.8 \ V & 3.6 \ V \\ \hline V_{I} = 0.8 \ V & 3.6 \ V \\ \hline V_{I} = 0.8 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 3.6 \ V \\ \hline V_{I} = 0.5 \ V & 0 \\ \hline V_{I} = 0.5 \ V & 0 \\ \hline \end{array}$	0.45				
V_{OL}	I _{OL} = 8 mA	2.3 V		0.7	V
	I _{OL} = 12 mA	2.7 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
l _l	V _I = 0 to 5.5 V	3.6 V		±5	μΑ
	V _I = 0.58 V	4.05.1/	See ⁽²⁾		
	V _I = 1.07 V	1.65 V	See ⁽²⁾		
	V _I = 0.7 V	See ⁽²⁾	ļ		
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μΑ
	V _I = 0.8 V	2.1/	75		
	V _I = 2 V	3 V	– 75	±500 ±10 20 500 5	
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(3)}$	3.6 V		±500	
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0		±10	μΑ
I _{OZ}	V _O = 0 to 5.5 V	3.6 V		±10	μΑ
	V _I = V _{CC} or GND	201/		20	
ICC	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$ $I_{\text{O}} = 0$	3.6 V		20	μΑ
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μA
C _i	$V_I = V_{CC}$ or GND	3.3 V		5	pF
Co	V _O = V _{CC} or GND	3.3 V		6.5	pF

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} =	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		150		150		150		150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.4		1.6		1.9		1.9		ns
t _h	Hold time, data after CLK↑	0.8		1		1.1		1.1		ns

All typical values are at $V_{CC}=3.3~V,\,T_A=25^{\circ}C.$ This information was not available at the time of publication.

This is the bus-hold maximum dynamic current required to switch the input from one state to another.

This applies in the disabled state only.



7.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1	1.8 V 5 V	V _{CC} = 1 ± 0.2	2.5 V 2 V	V _{CC} =	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
	(INPOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		150		MHz
t _{pd}	CLK	Q	1	6.5	1	4.3	1	4.9	1.5	4.5	ns
t _{en}	ŌĒ	Q	1	6.7	1	4.7	1	5.3	1.5	4.6	ns
t _{dis}	ŌĒ	Q	1	10.7	1	5	1	6.1	1.5	5.5	ns
t _{sk(o)}				1		1		1		1	ns


7.8 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Power dissipation capacitance	Outputs enabled	f = 10 MHz	47	52	58	pF	
C_{pd}	per flip-flop	Outputs disabled	I = IU IVIMZ	21	23	24		


7.9 Typical Characteristics








8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INF	PUTS	.,	.,		_	.,
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_{\Delta}$
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V_{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or not driven inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended.

The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

Copyright © 2003–2014, Texas Instruments Incorporated



9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V
- · Bus Hold on data inputs eliminates the need for external pull-up or pull-down resistors

9.4 Device Functional Modes

Table 3. Function Table (Each Flip-Flop)

	INPUTS	OUTPUT					
OE	CLK	D	Q				
L	1	Н	Н				
L	↑	L	L				
L	H or L	Χ	Q_0				
Н	X	Χ	Z				

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVCH16374A device is a high-drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. The SN74LVCH16374A device can produce 24 mA of drive current at 3.3 V; thus, making it ideal for driving multiple outputs and appropriate for high-speed applications up to 150 MHz. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} . The I_{off} feature allows voltages on the inputs and outputs when V_{CC} is 0 V. The Bus Hold feature eliminates the need for external pull-up or pull-down resistors on unused or floating inputs.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.


Product Folder Links: SN74LVCH16374A

- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

TEXAS INSTRUMENTS

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF bypass capacitor is recommended. If there are multiple V_{CC} pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver unless the part has bus hold.

12.2 Layout Example




Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LVCH16374A





19-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
74LVCH16374ADGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		LVCH16374A	Samples
74LVCH16374ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16374A	Samples
74LVCH16374ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16374A	Samples
SN74LVCH16374ADGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		LVCH16374A	Samples
SN74LVCH16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16374A	Samples
SN74LVCH16374ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH374A	Samples
SN74LVCH16374ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16374A	Samples
SN74LVCH16374ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16374A	Samples
SN74LVCH16374AGQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	-40 to 85		
SN74LVCH16374AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LDH374A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

19-Oct-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- Green (RoHS & no Sb/Br): It defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2014

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16374ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCH16374ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVCH16374ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCH16374AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 9-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16374ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16374ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16374ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16374AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>