TEXAS INSTRUMENTS

TPA2013D1

SLOS520A –AUGUST 2007–REVISED MARCH 2016

TPA2013D1 2.7-W Constant Output Power Class-D Audio Amplifier With Integrated Boost Converter

1 Features

- High Efficiency Integrated Boost Converter (Over 90% Efficiency)
- 2.2-W into an 8-Ω Load from a 3.6-V Supply
- 2.7-W into an 4-Ω Load from a 3.6-V Supply
- Operates from 1.8 V to 5.5 V
- Efficient Class-D Prolongs Battery Life
- Independent Shutdown for Boost Converter and Class-D Amplifier
- Differential Inputs Reduce RF Common Noise
- Built-In INPUT Low-Pass Filter Decreases RF and Out-of-Band Noise Sensitivity
- Synchronized Boost and Class-D Eliminates Beat Frequencies
- Thermal and Short-Circuit Protection
- Available in 2.275-mm × 2.275-mm 16-ball WCSP and 4-mm × 4-mm 20-Lead QFN Packages
- 3 Selectable Gain Settings of 2 V/V, 6 V/V, and 10 V/V

2 Applications

- Cell Phones
- PDA
- GPS
- Portable Electronics

3 Description

The TPA2013D1 device is a high efficiency Class-D audio power amplifier with an integrated boost converter. It drives up to 2.7 W (10% THD+N) into a 4-Ω speaker. With 85% typical efficiency, the TPA2013D1 helps extend battery life when playing audio.

The built-in boost converter generates the voltage rail for the Class-D amplifier. This provides a louder audio output than a stand-alone amplifier connected directly to the battery. It also maintains a consistent loudness, regardless of battery voltage. Additionally, the boost converter can be used to supply external devices.

The TPA2013D1 has an integrated low pass filter to improve RF rejection and reduce out-of-band noise, increasing the signal-to-noise ratio (SNR). A built-in PLL synchronizes the boost converter and Class-D switching frequencies, thus eliminating beat frequencies and improving audio quality. All outputs are fully protected against shorts to ground, power supply, and output-to-output shorts.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA2013D1	VQFN (20)	4.00 mm × 4.00 mm
	DSBGA (16)	2.275 mm × 2.275 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Schematic

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2007) to Revision A   **Page**

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. 1

5 Device Comparison Table

DEVICE NUMBER	SPEAKER AMP TYPE	SPECIAL FEATURE	OUTPUT POWER (W)	PSRR (Db)
TPA2013D1	Class D	Boost Converter	2.7	95
TPA2015D1	Class D	Adaptive Boost Converter	2	85
TPA2025D1	Class D	Class G Boost Converter	2	65
TPA2080D1	Class D	Class G Boost Converter	2.2	62.5

6 Pin Configuration and Functions

**RGP Package
20-Pin VQFN
Top View**

**YZH Package
16-Pin DSBGA
Top View**

Pin Functions

PIN			I/O	DESCRIPTION
NAME	VQFN	DSBGA		
AGND	4	C4	–	Analog ground – connect all GND pins together
GAIN	3	B2	I	Gain selection pin
IN+	8	D2	I	Positive audio input
IN–	7	D3	I	Negative audio input
PGND	9, 10, 20	D1, C2, A4	–	Power ground – connect all GND pins together
$\overline{SDb}$	6	D4	I	Shutdown terminal for the Boost Converter
$\overline{SDd}$	5	C3	I	Shutdown terminal for the Class D Amplifier
SW	18, 19	A3	–	Boost and rectifying switch input
Thermal Pad	Die Pad	N/A	P	Solder the thermal pad on the bottom of the QFN package to the GND plane of the PCB. It is required for mechanical stability and enhances thermal performance.
$V_{CC}FB$	2	B3	I	Voltage feedback
$V_{CC}IN$	16	A1	–	Class-D audio power amplifier voltage supply – connect to $V_{CC}OUT$
$V_{CC}OUT$	17	A2	–	Boost converter output – connect to $V_{CC}IN$
V_{DD}	1	B4	–	Supply voltage
VOUT+	13, 14, 15	B1	O	Positive audio output
VOUT–	11, 12	C1	O	Negative audio output

Product Folder Links: *TPA2013D1*

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
V_{DD}	Supply voltage	−0.3	6	V
V_I	Input voltage, Vi: $\overline{SDb}$, $\overline{SDd}$, IN+, IN−, $V_{CC}FB$	−0.3	V_{DD} + 0.3	V
	Continuous total power dissipation	See *Dissipation Ratings*		
T_A	Operating free-air temperature	−40	85	°C
T_J	Operating junction temperature	−40	150	°C
T_{stg}	Storage temperature	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{DD}	Supply voltage		1.8	5.5	V
V_{IH}	High-level input voltage	$\overline{SDb}$, $\overline{SDd}$	1.3		V
V_{IL}	Low-level input voltage	$\overline{SDb}$, $\overline{SDd}$		0.35	V
$\|I_{IH}\|$	High-level input current	$\overline{SDb}$ = $\overline{SDd}$ = 5.8 V, V_{DD} = 5.5 V, V_{CC} = 5.5 V		1	µA
$\|I_{IL}\|$	Low-level input current	$\overline{SDb}$ = $\overline{SDd}$ = -0.3 V, V_{DD} = 5.5 V, V_{CC} = 5.5 V		20	µA
T_A	Operating free-air temperature		−40	85	°C

7.4 Thermal Information

	THERMAL METRIC[1]	TPA2013D1 RGP (VQFN) 20 PINS	TPA2013D1 YZH (DSBGA) 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34	70.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.4	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.5	15	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	1.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	10.5	14.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.1	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 DC Characteristics

T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC}	Class-D audio power amplifier voltage supply range, V_{CC}IN		3		5.5	V
I_{SD}	Shutdown quiescent current	$\overline{SDd} = \overline{SDb}$ = 0 V, V_{DD} = 1.8 V, R_L = 8 Ω		0.04	1.5	μA
		$\overline{SDd} = \overline{SDb}$ = 0 V, V_{DD} = 3.6 V, R_L = 8 Ω		0.04	1.5	
		$\overline{SDd} = \overline{SDb}$ = 0 V, V_{DD} = 4.5 V, R_L = 8 Ω		0.02	1.5	
		$\overline{SDd} = \overline{SDb}$ = 0.35 V, V_{DD} = 1.8 V, R_L = 8 Ω		0.03	1.5	
		$\overline{SDd} = \overline{SDb}$ = 0.35 V, V_{DD} = 3.6 V, R_L = 8 Ω		0.03	1.5	
		$\overline{SDd} = \overline{SDb}$ = 0.35 V, V_{DD} = 4.5 V, R_L = 8 Ω		0.02	1.5	
I_{DD}	Boost converter quiescent current	$\overline{SDd}$ = 0 V, $\overline{SDb}$ = 1.3 V, V_{DD} = 3.6 V, V_{CC} = 5.5 V, No Load, No Filter		1.3		mA
I_{CC}	Class D amplifier quiescent current	V_{DD} = 3.6, V_{cc} = 5.5 V, No Load, No Filter		4.3	6	mA
		V_{DD} = 4.5, V_{cc} = 5.5 V, No Load, No Filter		3.6	6	
I_{DD}	Boost converter and audio power amplifier quiescent current, Class D[1]	$\overline{SDd} = \overline{SDb}$ = 1.3 V, V_{DD} = 3.6 V, V_{cc} = 5.5 V, No Load, No Filter		16.5	23	mA
		$\overline{SDd} = \overline{SDb}$ = 1.3V, V_{DD} = 4.5 V, V_{cc} = 5.5 V, No Load, No Filter		11	18.5	
f	Boost converter switching frequency		500	600	700	kHz
	Class D switching frequency		250	300	350	kHz
UVLO	Under voltage lockout				1.7	V
GAIN	Gain input low level	Gain = 2 V/V (6 dB)		0	0.35	V
	Gain input mid level	Gain = 6 V/V (15.5 dB) (floating input)	0.7	0.8	1	V
	Gain input high level	Gain = 10 V/V (20 dB)	1.35			V
POR_D	Class D Power on reset ON threshold			2.8		V

(1) I_{DD} is calculated using $I_{DD} = (I_{CC} \times V_{CC})/(V_{DD} \times \eta)$, where I_{CC} is the class D amplifier quiescent current; η = 40%, which is the boost converter efficiency when class D amplifier has no load. To achieve the minimal 40% η, it is recommended to use the suggested inductors in table 4 and to follow the layout guidelines.

7.6 Boost Converter DC Characteristics

T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{CC}	Output voltage range		3		5.5	V
V_{FB}	Feedback voltage		490	500	510	mV
I_{OL}	Output current limit, Boost_max		1300	1500	1700	mA
R_{ON_PB}	PMOS switch resistance			220		mΩ
R_{ON_NB}	NMOS resistance			170		mΩ
	Line regulation	No Load, 1.8 V < V_{DD} < 5.2 V, V_{CC} = 5.5 V		3		mV/V
	Load regulation	V_{DD} = 3.6 V, 0 < I_L < 500 mA, V_{CC} = 5.5 V		30		mV/A
I_L	Start-up current limit, Boost			0.4×I_{Boost}		mA

7.7 Class D Amplifier DC Characteristics

T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMR	Input common mode range	V_{in} = ±100 mV, V_{DD} = 1.8 V, V_{CC} = 3 V, R_L = 8 Ω	0.5		2.2	V
		V_{in} = ±100 mV, V_{DD} = 2.5 V, V_{CC} = 3.6 V, R_L = 8 Ω	0.5		2.8	
		V_{in} = ±100 mV, V_{DD} = 3.6 V, V_{CC} = 5.5 V, R_L = 8 Ω	0.5		4.7	
CMRR	Input common mode rejection	R_L = 8 Ω, V_{icm} = 0.5 and V_{icm} = V_{CC} − 0.8, differential inputs shorted		−75		dB
V_{OO}	Output offset voltage Class-D	V_{CC} = 3.6 V, Av = 2 V/V, IN+ = IN− = V_{ref}, R_L = 8 Ω		1	6	mV
		V_{CC}= 3.6 V, Av = 6 V/V, IN+ = IN− = V_{ref}, R_L = 8 Ω		1	6	
		V_{CC}= 3.6 V, Av = 10 V/V, IN+ = IN− = V_{ref}, R_L = 8 Ω		1	6	
		V_{CC} = 5.5 V, Av = 2 V/V, IN+ = IN− = V_{ref}, R_L = 8 Ω		1	6	
R_{in}	Input Impedance	Gain = 2 V/V (6 dB)		32		kΩ
		Gain = 6 V/V (15.5 dB)		15		
		Gain = 10 V/V (20 dB)		9.5		
$R_{DS(on)}$	OUTP High-side FET On-state series resistance	I_{OUTx} = −300 mA; V_{CC} = 3.6 V		0.36		Ω
	OUTP Low-side FET On-state series resistance			0.36		
$R_{DS(on)}$	OUTN High-side FET On-state series resistance			0.36		
	OUTN Low-side FET On-state series resistance			0.36		
A_V	Low Gain	GAIN ≤ 0.35 V	1.8	2	2.2	V/V
	Mid Gain	GAIN = 0.8 V	5.7	6	6.3	V/V
	High Gain	GAIN ≥ 1.35 V	9.5	10	10.5	V/V

7.8 AC Characteristics

T_A = 25°C, V_{DD} = 3.6 V, R_L = 8 Ω, L = 4.7 µH (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{START}	Start up time	1.8 V ≤ V_{DD} ≤ 5.5 V, C_{IN} ≤ 1 µF		7.5		ms
η	Efficiency	THD+N = 1%, V_{CC} = 5.5 V, V_{DD} = 3.6 V, R_L= 8 Ω, Pout = 1.7 W, C_{boost}= 47µF		85%		
		THD+N = 1%, V_{CC} = 5.5 V, V_{DD} = 4.2 V, R_L = 8 Ω, Pout = 1.7 W		87.5%		
	Thermal Shutdown	Threshold		150		°C

7.9 Class D Amplifier AC Characteristics

T_A = 25°C, V_{DD} = 3.6V, R_L = 8 Ω, L = 4.7µH (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
KSVR Class-D	Output referred power supply rejection ratio	V_{DD} = 3.6 V, V_{CC} = 5.5V, 200 mV_{PP} ripple, f = 217 Hz		–95		dB
THD+N Class-D	Total harmonic distortion + noise	f = 1 kHz, P_o = 1.7 W, V_{CC} = 5.5 V		1%		
		f = 1 kHz, P_o = 1.2 W, V_{CC} = 4.5 V		1%		
		f = 1 kHz, P_o = 2.2 W, V_{CC} = 5.5 V		10%		
		f = 1 kHz, P_o = 1 W, V_{CC} = 5.5 V		0.1%		
Vn Class-D	Output integrated noise floor	Av = 6 dB (2V/V)		31		µVrms
	Output integrated noise floor A-weighted	Av = 6 dB (2V/V)		23		
P_O	Maximum output power	THD+N = 10%, V_{CC} = 5.5 V, V_{DD} = 3.6 V , R_L = 8 Ω		2.2		W
		THD+N = 1%, V_{CC} = 5.5 V, V_{DD} = 3.6 V , R_L = 8 Ω		1.7		
		THD+N = 1%, V_{CC} = 4.5 V, V_{DD} = 3.6 V , R_L = 8 Ω		1.2		
		THD+N = 10%, V_{CC} = 5.5 V, V_{DD} = 3.6 V , R_L = 4 Ω		2.7		
		THD+N = 1%, V_{CC} = 5.5 V, V_{DD} = 3.6 V , R_L = 4 Ω		2.2		
		THD+N = 1%, V_{CC} = 4.5 V, V_{DD} = 3.6 V , R_L = 4 Ω		1.9		

7.10 Dissipation Ratings

PACKAGE	T_A ≤ 25°C	DERATING FACTOR[1]	T_A = 70°C	T_A = 85°C
16 ball WCSP	1.5 W	12.4 mW/°C	1 W	0.8 W
20 pin QFN	2.5 W	20.1 mW/°C	1.6 W	1.3 W

(1) Derating factor measured with JEDEC High K board.

7.11 Typical Characteristics

Figure 1. Efficiency vs Output Power

Figure 2. Efficiency vs Output Power

Figure 3. Power Dissipation vs Output Power

Figure 4. Power Dissipation vs Output Power

Figure 5. Supply Current vs Output Power

Figure 6. Supply Current vs Output Power

Product Folder Links: *TPA2013D1*

Typical Characteristics (continued)

Figure 7. Output Power vs Supply Voltage

Figure 8. Output Power vs Supply Voltage

Figure 9. Output Power vs Supply Voltage

Figure 10. Output Power vs Supply Voltage

Figure 11. Output Power vs Load

Figure 12. Output Power vs Load

Typical Characteristics (continued)

Figure 13. Total Harmonic distortion + Noise vs Output Power

**Figure 14. Total Harmonic Distortion + Noise vs Output Power**

Figure 15. Total Harmonic Distortion + Noise vs Output Power

Figure 16. Total Harmonic Distortion + Noise vs Frequency


Figure 17. Total Harmonic Distortion + Noise vs Frequency

Figure 18. Total Harmonic Distortion + Noise vs Frequency

Product Folder Links: *TPA2013D1*

Typical Characteristics (continued)

**Figure 19. Total Harmonic Distortion + Noise vs Frequency**

**Figure 20. Total Harmonic Distortion + Noise vs Frequency**

**Figure 21. Total Harmonic Distortion + Noise vs Frequency**


Figure 22. Power Supply Rejection Ratio vs Frequency


Figure 23. Power Supply Rejection Ratio vs Frequency

Figure 24. Common-Mode Rejection Ratio vs Frequency

Product Folder Links: *TPA2013D1*

## Typical Characteristics (continued)

**Figure 25. Common-Mode Rejection Ratio vs Frequency**

**Figure 26. Boost Efficiency vs Output Current**

**Figure 27. Boost Efficiency vs Output Current**

Figure 28. Boost Efficiency vs Supply Voltage

Figure 29. Maximum Continuous Output Current vs Supply Voltage (Boost)

Figure 30. Start-Up Time

Product Folder Links: *TPA2013D1*

8 Parameter Measurement Information

All parameters are measured according to the conditions described in *Specifications*. Figure 31 shows the setup used for the typical characteristics of the test device.

(1) C_I was shorted for any common-mode input voltage measurement. All other measurements were taken with a 1-µF C_I (unless otherwise noted).

(2) A 33-µH inductor was placed in series with the load resistor to emulate a small speaker for efficiency measurements.

(3) The 30-kHz low-pass filter is required, even if the analyzer has an internal low-pass filter. An RC low-pass filter (100-Ω, 47-nF) is used on each output for the data sheet graphs.

(4) L = 4.7 µH is used for the boost converter unless otherwise noted.

Figure 31. Test Set-Up for Graphs

9 Detailed Description

9.1 Overview

The TPA2013D1 is a high efficiency Class D audio power amplifier with an integrated boost converter. It drives up to 2.7 W (10% THD+N) into a 4-Ω speaker. The built-in boost converter generates the voltage rail for the Class-D amplifier. The TPA2013D1 has an integrated low-pass filter to improve RF rejection and reduce out-of-band noise, increasing the signal-to-noise ratio (SNR).

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 Fully Differential Amplifier

The TPA2013D1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier with common-mode feedback. The differential amplifier ensures that the amplifier outputs a differential voltage on the output that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{CC}/2$ regardless of the common-mode voltage at the input. The fully differential TPA2013D1 can still be used with a single-ended input; however, the TPA2013D1 must be used with differential inputs when in a noisy environment, like a wireless handset, to ensure maximum noise rejection.

Product Folder Links: *TPA2013D1*

Feature Description (continued)

9.3.1.1 Advantages of Fully Differential Amplifiers

- Input-coupling capacitors not required:
  - The fully differential amplifier allows the inputs to be biased at voltage other than mid-supply. The inputs of the TPA2013D1 can be biased anywhere within the common mode input voltage range listed in the *Recommended Operating Conditions*. If the inputs are biased outside of that range, input-coupling capacitors are required.
- Midsupply bypass capacitor, $C_{(BYPASS)}$, not required:
  - The fully differential amplifier does not require a bypass capacitor. Any shift in the midsupply affects both positive and negative channels equally and cancels at the differential output.
- Better RF-immunity:
  - GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal better than the typical audio amplifier.

9.3.2 Class-D Amplifier

The TPA2013D1 is a high efficiency Class-D audio power amplifier with an integrated boost converter able to drive up to 2.7 W (10% THD+N) into a 4-Ω speaker with 85% typical efficiency, the device helps extend battery life when playing audio. It is available in 2.275-mm × 2.275-mm 16-ball WCSP and 4-mm × 4-mm 20-lead QFN packages. The device has three selectable gain settings of 2 V/V, 6 V/V and 10 V/V.

9.3.3 Boost Converter

The TPA2013D1 consists of a boost converter and a Class-D amplifier. The boost converter takes a low supply voltage, V_{DD}, and increases it to a higher output voltage, V_{CC}.

The two main passive components necessary for the boost converter are the boost inductor and the boost capacitor. The boost inductor stores current, and the boost capacitor stores charge. As the Class-D amplifier depletes the charge in the boost capacitor, the boost inductor charges it back up with the stored current. The cycle of charge and discharge occurs at a frequency of f_{boost}.

The TPA2013D1 allows a range of V_{CC} voltages, including setting V_{CC} lower than V_{DD}.

9.3.4 Operation With DACs and CODECs

When using switching amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when mixing of the output frequencies of the CODEC and DAC with the switching frequencies of the audio amplifier input stage. The noise increase can be solved by placing a low-pass filter between the CODEC and DAC and audio amplifier. This filters off the high frequencies that cause the problem and allow proper performance.

The TPA2013D1 has a two pole low-pass filter at the inputs. The cutoff frequency of the filter is set to approximately 100 kHz. The integrated low-pass filter of the TPA2013D1 eliminates the need for additional external filtering components. A properly designed additional low-pass filter may be added without altering the performance of the device.

If driving the TPA2013D1 input with 4th-order or higher ΔΣ DACs or CODECs, add an R-C low-pass filter at each of the audio inputs (IN+ and IN–) of the TPA2013D1 to ensure best performance. The recommended resistor value is 100 Ω and the capacitor value of 47 nF.

9.3.5 Filter-Free Operation and Ferrite Bead Filters

A ferrite bead filter can often be used if the design is failing radiated emissions without an LC filter and the frequency sensitive circuit is greater than 1 MHz. This filter functions well for circuits that just have to pass FCC and CE because FCC and CE only test radiated emissions greater than 30 MHz. When choosing a ferrite bead, choose one with high impedance at high frequencies, and very low impedance at low frequencies. In addition, select a ferrite bead with adequate current rating to prevent distortion of the output signal.

Use an LC output filter if there are low-frequency, (< 1 MHz) EMI-sensitive circuits and/or there are long leads from amplifier to speaker.

Product Folder Links: *TPA2013D1*

Feature Description (continued)

Figure 32 shows a typical ferrite bead output filters.

Figure 32. Typical Ferrite Chip Bead Filter

Table 1. Suggested Chip Ferrite Bead

LOAD	VENDOR	PART NUMBER	SIZE
8 Ω	Murata	BLM18EG121SN1	0603
4 Ω	TDK	MPZ2012S101A	0805

9.3.6 Fixed Gain Settings

The TPA2013D1 has 3 selectable fixed-gains: 6 dB, 15.5 dB, and 20 dB. Connect the GAIN pin as shown in Table 2.

Table 2. Amplifier Fixed-Gain

CONNECT GAIN PIN TO	AMPLIFIER GAIN
GND	6 dB
No connection (Floating)	15.5 dB
VBAT	20 dB

9.4 Device Functional Modes

9.4.1 Boost Converter Mode

The TPA2013D1 has 4 boost converter operation modes as shown in Table 3.

Table 3. Boost Converter Mode Condition

CASE	OUTPUT CURRENT	MODE OF OPERATION
$V_{DD} < V_{CC}$	Low	Continuous (fixed frequency)
$V_{DD} < V_{CC}$	High	Continuous (fixed frequency)
$V_{DD} \geq V_{CC}$	Low	Discontinuous (variable frequency)
$V_{DD} \geq V_{CC}$	High	Discontinuous (variable frequency)

9.4.2 Shutdown Mode

The TPA2013D1 amplifier can be put in shutdown mode when asserting SDd pin to a logic LOW. While in shutdown mode, the device output stage is turned off and the current consumption is very low. The boost converter can be put in shutdown mode when asserting SDb pin to a logic LOW. While in shutdown Mode, the boost converter is turned off.

Table 4. Device Configuration

$\overline{SDb}$	$\overline{SDd}$	BOOST CONVERTER	CLASS D AMPLIFIER	COMMENTS
low	low	OFF	OFF	Device is in shutdown mode Iq ≤ 1 µA
low	high	OFF	ON	Boost converter is off. Class-D Audio Power Amplifier (APA) can be driven by an external pass transistor connected to the battery.
high	low	ON	OFF	Class-D APA is off. Boost Converter is on and can be used to drive an external device.
high	high	ON	ON	Boost converter and Class-D APA are on. Normal operation. Boost converter can be used to drive an external device in parallel to the Class-D APA within the limits of the boost converter output current.

10 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device. Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit e2e.ti.com for design assistance, and join the audio amplifier discussion forum for additional information.

10.2 Typical Applications

### 10.2.1 TPA2013D1 With Differential Input Signal

Figure 33. Typical Application Schematic With Differential Input Signals

10.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 5.

Table 5. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Power Supply	3.6 V
Enable Inputs	High > 1.3 V
	Low < 0.6 V
Speaker	8 Ω

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Setting the Boost Voltage

Use Equation 1 to determine the value of R1 for a given V_{CC}. The maximum recommended value for V_{CC} is 5.5 V. The typical value of the V_{CC}FB pin is 500 mV. The current through the resistor divider should be about 100 times greater than the current into the V_{CC}FB pin, typically 0.01 µA. Based on those two values, the recommended value of R2 is 500 kΩ. V_{CC} must be greater than 3 V and less than or equal to 5.5 V.

$$V_{CC} = \left(\frac{0.5 \times (R1 + R2)}{R1} \right)$$

(1)

10.2.1.2.2 Inductor Selection

10.2.1.2.2.1 Surface Mount Inductors

Working inductance decreases as inductor current increases. If the drop in working inductance is severe enough, it may cause the boost converter to become unstable, or cause the TPA2013D1 to reach its current limit at a lower output power than expected. Inductor vendors specify currents at which inductor values decrease by a specific percentage. This can vary by 10% to 35%. Inductance is also affected by DC current and temperature.

10.2.1.2.2.2 TPA2013D1 Inductor Equations

Inductor current rating is determined by the requirements of the load. The inductance is determined by two factors: the minimum value required for stability and the maximum ripple current permitted in the application.

Use Equation 2 to determine the required current rating. Equation 2 shows the approximate relationship between the average inductor current, I_L, to the load current, load voltage, and input voltage (I_{CC}, V_{CC}, and V_{DD}, respectively). Insert I_{CC}, V_{CC}, and V_{DD} into Equation 2 to solve for I_L. The inductor must maintain at least 90% of its initial inductance value at this current.

$$I_L = I_{CC} \times \left(\frac{V_{CC}}{V_{DD} \times 0.8} \right)$$

(2)

The minimum working inductance is 2.2 µH. A lower value may cause instability.

Ripple current, ΔI_L, is peak-to-peak variation in inductor current. Smaller ripple current reduces core losses in the inductor as well as the potential for EMI. Use Equation 3 to determine the value of the inductor, L. Equation 3 shows the relationship between inductance L, V_{DD}, V_{CC}, the switching frequency, f_{boost}, and ΔI_L. Insert the maximum acceptable ripple current into Equation 3 to solve for L.

$$L = \frac{V_{DD} \times (V_{CC} - V_{DD})}{\Delta I_L \times f_{boost} \times V_{CC}}$$

(3)

ΔI_L is inversely proportional to L. Minimize ΔI_L as much as is necessary for a specific application. Increase the inductance to reduce the ripple current.

> **NOTE**
> Making the inductance too large prevents the boost converter from responding to fast load changes properly. Typical inductor values for the TPA2013D1 are 4.7 µH to 6.8 µH.

Select an inductor with a small DC resistance, DCR. DCR reduces the output power due to the voltage drop across the inductor.

10.2.1.2.3 Capacitor Selection

10.2.1.2.3.1 Surface Mount Capacitors

Temperature and applied DC voltage influence the actual capacitance of high-K materials.

Table 6 shows the relationship between the different types of high-K materials and their associated tolerances, temperature coefficients, and temperature ranges. Notice that a capacitor made with X5R material can lose up to 15% of its capacitance within its working temperature range.

High-K material is very sensitive to applied DC voltage. X5R capacitors can have losses ranging from 15 to 45% of their initial capacitance with only half of their DC-rated voltage applied. For example, if 5 Vdc is applied to a 10-V, 1-µF X5R capacitor, the measured capacitance at that point may show 0.85 µF, 0.55 µF, or somewhere in between. Y5V capacitors have losses that can reach or exceed 50% to 75% of their rated value.

In an application, the working capacitance of components made with high-K materials is generally much lower than nominal capacitance. A worst-case result with a typical X5R material might be −10% tolerance, −15% temperature effect, and −45% DC-voltage effect at 50% of the rated voltage. This particular case would result in a working capacitance of 42% (0.9 × 0.85 × 0.55) of the nominal value.

Select high-K ceramic capacitors according to the following rules:

1. Use capacitors made of materials with temperature coefficients of X5R, X7R, or better.
2. Use capacitors with DC-voltage ratings of at least twice the application voltage. Use minimum 10-V capacitors for the TPA2013D1.
3. Choose a capacitance value at least twice the nominal value calculated for the application. Multiply the nominal value by a factor of 2 for safety. If a 10-µF capacitor is required, use 20 µF.

The preceding rules and recommendations apply to capacitors used in connection with the TPA2013D1. The TPA2013D1 cannot meet its performance specifications if the rules and recommendations are not followed.

Table 6. Typical Tolerance and Temperature Coefficient of Capacitance by Material

MATERIAL	COG/NPO	X7R	X5R
Typical Tolerance	±5%	±10%	80/–20%
Temperature Coefficient	±30ppm	±15%	22/–82%
Temperature Range, °C	−55/125°C	−55/125°C	−30/85°C

10.2.1.2.3.2 TPA2013D1 Capacitor Equations

The value of the boost capacitor is determined by the minimum value of working capacitance required for stability and the maximum voltage ripple allowed on V_{CC} in the application. The minimum value of working capacitance is 10 µF. Do not use any component with a working capacitance less than 10 µF.

For X5R or X7R ceramic capacitors, Equation 4 shows the relationship between the boost capacitance, C, to load current, load voltage, ripple voltage, input voltage, and switching frequency (I_{CC}, V_{CC}, ΔV, V_{DD}, f_{boost} respectively). Insert the maximum allowed ripple voltage into Equation 4 to solve for C. A factor of 2 is included to implement the rules and specifications listed earlier.

$$C = 2 \times \frac{I_{CC} \times (V_{CC} - V_{DD})}{\Delta V \times f_{boost} \times V_{CC}}$$

$$(4)$$

For aluminum or tantalum capacitors, Equation 5 shows the relationship between the boost capacitance, C, to load current, load voltage, ripple voltage, input voltage, and switching frequency (I_{CC}, V_{CC}, ΔV, V_{DD}, f_{boost} respectively). Insert the maximum allowed ripple voltage into Equation 5 to solve for C. Solve this equation assuming ESR is zero.

$$C = \frac{I_{CC} \times (V_{CC} - V_{DD})}{\Delta V \times f_{boost} \times V_{CC}}$$

$$(5)$$

Capacitance of aluminum and tantalum capacitors is normally not sensitive to applied voltage, so there is no factor of 2 included in Equation 5. However, the ESR in aluminum and tantalum capacitors can be significant. Choose an aluminum or tantalum capacitor with ESR around 30 mΩ. For best performamce using of tantalum capacitor, use at least a 10-V rating.

> **NOTE**
> Tantalum capacitors must generally be used at voltages of half their ratings or less.

10.2.1.2.4 Recommended Inductor and Capacitor Values by Application

Use Table 7 as a guide for determining the proper inductor and capacitor values.

Product Folder Links: *TPA2013D1*

Table 7. Recommended Values

CLASS-D OUTPUT POWER (W)[1]	CLASS-D LOAD (Ω)	MINIMUM V_{DD} (V)	REQUIRED V_{CC} (V)	MAX I_L (A)	L (µH)	INDUCTOR VENDOR PART NUMBERS	MAX ΔV (mVpp)	C[2] (µF)	CAPACITOR VENDOR PART NUMBERS
1	8	3	4.3	0.70	3.3		30	10	
						Toko DE2812C Coilcraft DO3314 Murata LQH3NPN3R3NG0			Kemet C1206C106K8PACTU Murata GRM32ER61A106KA01B Taiyo Yuden LMK316BJ106ML-T
1.6	8	3	5.5	1.13	4.7		30	22	
						Murata LQH32PN4R7NN0 Toko DE4514C Coilcraft LPS4018-472			Murata GRM32ER71A226KE20L Taiyo Yuden LMK316BJ226ML-T
2	4	3	4.6	1.53	3.3		30	33	
						Murata LQH55PN3R3NR0 Toko DE4514C			TDK C4532X5R1A336M
2.3	4	1.8	5.5	2	6.2		30	47	
						Sumida CDRH5D28NP-6R2NC			Murata GRM32ER61A476KE20L Taiyo Yuden LMK325BJ476MM-T

(1) All power levels are calculated at 1% THD unless otherwise noted
(2) All values listed are for ceramic capacitors. The correction factor of 2 is included in the values.

10.2.1.2.5 Components Location and Selection

10.2.1.2.5.1 Decoupling Capacitors

The TPA2013D1 is a high-performance Class-D audio amplifier that requires adequate power-supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 µF, as close as possible to the device VDD lead. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. Additionally, placing this decoupling capacitor close to the TPA2013D1 is important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. Place a capacitor of 10 µF or greater between the power supply and the boost inductor. The capacitor filters out high-frequency noise. More importantly, it acts as a charge reservoir, providing energy more quickly than the board supply, thus helping to prevent any droop.

10.2.1.2.5.2 Input Capacitors

The TPA2013D1 does not require input coupling capacitors if the design uses a differential source that is biased within the common mode input range. Use input coupling capacitors if the input signal is not biased within the recommended common-mode input range, if high-pass filtering is needed, or if using a single-ended source.

The input capacitors and input resistors form a high-pass filter with the corner frequency, f_c, determined in Equation 6.

$$f_C = \frac{1}{(2 \times \pi \times R_I C_I)}$$

(6)

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application. Not using input capacitors can increase output offset.

Use Equation 7 to find the required the input coupling capacitance.

$$C_I = \frac{1}{(2 \times \pi \times f_C \times R_I)}$$

(7)

Any mismatch in capacitance between the two inputs causes a mismatch in the corner frequencies. Choose capacitors with a tolerance of ±10% or better.

10.2.1.3 Application Curves

For application curves, see the figures listed in table Table 8.

Table 8. Table of Graphs

DESCRIPTION	FIGURE NUMBER
Efficiency vs Output Power	Figure 1
Supply Current vs Output Power	Figure 5
Output Power vs Supply Voltage	Figure 7
Output Power vs Load	Figure 11

10.2.2 Bypassing the Boost Converter

Bypass the boost converter to drive the Class-D amplifier directly from the battery. Place a Shottky diode between the SW pin and the $V_{CC}IN$ pin. Select a diode that has an average forward current rating of at least 1 A, reverse breakdown voltage of 10 V or greater, and a forward voltage as small as possible. See Figure 34 for an example of a circuit designed to bypass the boost converter.

Do not configure the circuit to bypass the boost converter if V_{DD} is higher than V_{CC} when the boost converter is enabled ($\overline{SDb} \geq 1.3$ V); V_{DD} must be lower than V_{CC} for proper operation. V_{DD} may be set to any voltage within the recommended operating range when the boost converter is disabled ($\overline{SDb} \leq 0.3$ V).

Place a logic high on $\overline{SDb}$ to place the TPA2013D1 in boost mode. Place a logic low on $\overline{SDb}$ to place the TPA2013D1 in bypass mode.


Figure 34. Bypass Circuit

10.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 5.

10.2.2.2 Detailed Design Procedure

For the design procedure, see *Detailed Design Procedure.*

10.2.2.3 Application Curves

For application curves, see the figures listed in Table 8.

10.2.3 Stereo Operation Application

Use the boost converter of the TPA2013D1 to supply the power for another audio amplifier when stereo operation is required. Ensure the gains of the amplifiers match each other. This prevents one channel from sounding louder than the other. Use Equation 1 through Equation 5 to determine R1, R2, boost inductor, and the boost capacitor values. Figure 35 is an example schematic. The TPA2032D1 is a good choice for this application; the gain is internally set to 2 V/V, the power supply is compatible with $V_{CC}OUT$ of the TPA2013D1, and the output power of the TPA2032D1 is on par with the TPA2013D1.

Figure 35. TPA2013D1 in Stereo With the TPA2032D1

10.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 5.

10.2.3.2 Detailed Design Procedure

For the design procedure, see *Detailed Design Procedure*.

10.2.3.3 Application Curves

For application curves, see the figures listed in Table 8.

10.2.4 LED Driver for Digital Still Cameras

Use the boost converter of the TPA2013D1 as a power supply for the flash LED of a digital still camera. Use a microprocessor or other device or synchronize the flash to shutter sound that typically comes from the speaker of a digital still camera. Figure 36 shows a typical circuit for this application. LEDs, switches, and other components varies by application.


Figure 36. LED Driver

10.2.5 Design Requirements

For this design example, use the parameters listed in Table 5.

10.2.6 Detailed Design Procedure

For the design procedure, see *Detailed Design Procedure*.

10.2.7 Application Curves

For application curves, see the figures listed in Table 8.

11 Power Supply Recommendations

The TPA2013D1 is designed to operate from an input voltage supply range from 1.8 V to 5.5 V. Therefore, the output voltage range of the power supply should be within this range. The current capability of upper power must not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling Capacitors

The TPA2013D1 requires adequate power-supply decoupling to ensure a high-efficiency operation with low total harmonic distortion (THD). Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μF, within 2 mm of the VDD/VCCOUT pin. This choice of capacitor and placement helps with higher-frequency transients, spikes, or digital hash on the line. In addition to the 0.1-μF ceramic capacitor, TI recommends placing a 2.2-μF to 10-μF capacitor on the VDD supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any droop in the supply voltage.

12 Layout

12.1 Layout Guidelines

12.1.1 Component Placement

Place all the external components close to the TPA2013D1 device. Placing the decoupling capacitors as close to the device as possible is important for the efficiency of the class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency

12.1.1.1 Trace Width

Recommended trace width at the solder balls is 75 μm to 100 μm to prevent solder wicking onto wider PCB traces.

For high current pins (SW, PGND, VOUT+, VOUT–, V_{CC}IN, and V_{CC}OUT) of the TPA2013D1, use 100-μm trace widths at the solder balls and at least 500-μm PCB traces to ensure proper performance and output power for the device.

For low current pins (IN–, IN+, $\overline{SDd}$, $\overline{SDb}$, GAIN, V_{CC}FB, V_{DD}) of the TPA2013D1, use 75-μm to 100-μm trace widths at the solder balls. Run IN– and IN+ traces side-by-side to maximize common-mode noise cancellation.

12.1.2 Pad Side

In making the pad size for the WCSP balls, use nonsolder mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 37 and Table 9 show the appropriate diameters for a WCSP layout.

Layout Guidelines (continued)

Figure 37. Land Pattern Dimensions

Table 9. Land Pattern Dimensions

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK OPENING	COPPER THICKNESS	STENCIL OPENING	STENCIL THICKNESS
Nonsolder mask defined (NSMD)	275 µm (+0.0, –25 µm)	375 µm (+0.0, –25 µm)	1 oz max (32 µm)	275 µm x 275 µm Sq. (rounded corners)	125 µm thick

NOTES:

1. Circuit traces from NSMD defined PWB lands should be 75 µm to 100 µm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and impact reliability.

2. Recommend solder paste is Type 3 or Type 4.

3. Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.

4. For a PWB using a Ni/Au surface finish, the gold thickness should be less 0.5 mm to avoid a reduction in thermal fatigue performance.

5. Solder mask thickness should be less than 20 µm on top of the copper circuit pattern.

6. Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.

7. Trace routing away from WCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.

12.2 Layout Examples

Figure 38. TPA2015BGA Layout

Product Folder Links: *TPA2013D1*

## Layout Examples (continued)

Figure 39. TPA2015QFN Layout

12.3 Efficiency and Thermal Considerations

The maximum ambient temperature depends on the heat-sinking ability of the PCB system. The derating factors for the YZH and RGP packages are shown in *Dissipation Ratings*. Apply the same principles to both packages. Using the YZH package, and converting this to θ_{JA}:

$$\theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0124} = 80.64°C/W$$

(8)

Given θ_{JA} of 80.64°C/W, the maximum allowable junction temperature of 150°C, and the maximum internal dissipation of 0.317 W (V_{DD} = 3.6 V, P_O = 1.7 W), the maximum ambient temperature is calculated with Equation 9:

Efficiency and Thermal Considerations (continued)

$$T_A Max = T_J Max - \theta_{JA} P_{Dmax} = 150 - 80.64\ (0.317) = 124°C \tag{9}$$

Equation 9 shows that the calculated maximum ambient temperature is 124°C at maximum power dissipation under the above conditions. The TPA2013D1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using speakers more resistive than 4-Ω dramatically increases the thermal performance by reducing the output current and increasing the efficiency of the amplifier.

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.1.2 Device Nomenclature

13.1.2.1 Boost Terms

The following is a list of terms and definitions used in the boost equations found in this document.

C	Minimum boost capacitance required for a given ripple voltage on V_{CC}.
L	Boost inductor
f_{boost}	Switching frequency of the boost converter.
I_{CC}	Current pulled by the Class-D amplifier from the boost converter.
I_L	Average current through the boost inductor.
R1 and R2	Resistors used to set the boost voltage.
V_{CC}	Boost voltage. Generated by the boost converter. Voltage supply for the Class-D amplifier.
V_{DD}	Supply voltage to the IC.
ΔI_L	Ripple current through the inductor.
ΔV	Ripple voltage on V_{CC} due to capacitance.

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![Texas Instruments logo]

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA2013D1RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BTI	Samples
TPA2013D1YZHR	ACTIVE	DSBGA	YZH	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BTH	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA2013D1RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPA2013D1YZHR	DSBGA	YZH	16	3000	180.0	8.4	2.35	2.35	0.81	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA2013D1RGPR	QFN	RGP	20	3000	367.0	367.0	35.0
TPA2013D1YZHR	DSBGA	YZH	16	3000	182.0	182.0	20.0

RGP (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{4,15}{3,85}$ ⬚A

⬚B

15   11

16   10

$\frac{4,15}{3,85}$

20   6

1   5

Pin 1 Index Area
Top and Bottom

0,20 Nominal
Lead Frame

$\frac{1,00}{0,80}$

Seating Plane

⌓ 0,08 C

Seating Height $\frac{0,05}{0,00}$ ⬚C

1   5

⚠F

20   THERMAL PAD   6

SIZE AND SHAPE   4X ⬚2,00
SHOWN ON SEPARATE SHEET

16   10

15   11   ⬚0,50

20X $\frac{0,30}{0,18}$

⊕ | 0,10 Ⓜ C A B
⊕ | 0,05 Ⓜ C

Bottom View   4203555/G 07/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. QFN (Quad Flatpack No−Lead) package configuration.
        D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
        E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
     ⚠F Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.

TEXAS INSTRUMENTS
www.ti.com

RGP (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
C 0,30

20X $\frac{0,50}{0,30}$

2,70±0,10

Exposed Thermal Pad

0,20 MIN

2,70±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206346−3/AA 11/13

NOTES: A. All linear dimensions are in millimeters

RGP (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Note D

16x0,5

3,1   4,8

3,1

4,8

Non Solder Mask Defined Pad

Example Solder Mask Opening
(Note F)

0,08

R0,14

0,85

0,28

0,07

Pad Geometry
(Note C)

All Around

Example Stencil Design
0.125 Thick Stencil
(Note E)

16x0,5

0,8

4x1,1   0,3

0,230

0,3
4x1,1

R0,115

3,15   4,75

3,15

4,75

(66% Printed Solder Coverage by Area)

Example Via Layout Design
Via layout may vary depending
on layout constraints
(Note D, F)

9xØ0,3

2,7

6x0,9

2,7

6x0,9

4207608−3/L 07/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
             Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout. These documents are available at
             www.ti.com <http://www.ti.com>.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting
             recommendations for vias placed in the thermal pad.

YZH (S−XBGA−N16)   DIE−SIZE BALL GRID ARRAY

PIN A1
INDEX AREA

1,50

0,50

0,25

D

C

B

A

1   2   3   4

1,50

0,50

0,25

16X Ø $\frac{0,35}{0,25}$

$\oplus$ | Ø 0,015 Ⓜ | C | A | B

A

B

E

D

$\frac{0,35}{0,15}$

0,625 MAX

C

SEATING PLANE

◁ | 0,08 | C

D: Max = 2.31 mm, Min = 2.25 mm

E: Max = 2.31 mm, Min = 2.25 mm

4205060/F 05/13

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   NanoFree™ package configuration.

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		