
SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

- Low Supply-Voltage
 Operation . . . V_{CC} = ±1 V Min
- Wide Bandwidth . . . 7 MHz Typ at V_{CC}± = ±2.5 V
- High Slew Rate ... 3 V/μs Typ at V_{CC}± = ±2.5 V
- Wide Output Voltage Swing . . . \pm 2.4 V Typ at V_{CC} \pm = \pm 2.5 V, R_L = 10 k Ω
- Low Noise ... 8 nV/ \sqrt{Hz} Typ at f = 1 kHz

description/ordering information

The TLV236x devices are high-performance dual operational amplifiers built using an original Texas Instruments bipolar process. These devices can be operated at a very low supply



TLV2362...D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)

10UT [1IN- [1	U	8] V _{CC+}] 2OUT
1IN+	2		7 6	2001 21N-
V _{CC-}	4		5] 2IN+
			_	

voltage (±1 V), while maintaining a wide output swing. The TLV236x devices offer a dramatically improved dynamic range of signal conditioning in low-voltage systems. The TLV236x devices also provide higher performance than other general-purpose operational amplifiers by combining higher unity-gain bandwidth and faster slew rate. With their low distortion and low-noise performance, these devices are well suited for audio applications.

ORDERING INFORMATION

T _A	PACKAGE	<u>t</u>	ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]
000 40 7000		Reel of 3000	TLV2361CDBVR	VOD
–0°C to 70°C	SOT-23-5 (DBV)	Reel of 250	TLV2361CDBVT	YC3_
		Reel of 3000	TLV2361IDBVR	VOI
	SOT-23-5 (DBV)	Reel of 250	TLV2361IDBVT	YC4_
	MSOP/VSSOP (DGK)	Reel of 2500	TLV2362IDGKR	YBS
	PDIP (P)	Tube of 50	TLV2362IP	TLV2362IP
–40°C to 85°C		Tube of 75	TLV2362ID	00001
	SOIC (D)	Reel of 2500	TLV2362IDR	23621
	SOP (PS)	Reel of 2000	TLV2362IPSR	TY2362
		Tube of 150	TLV2362IPW	TV0000
	TSSOP (PW)	Reel of 2000	TLV2362IPWR	TY2362

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡] DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2007, Texas Instruments Incorporated

SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

equivalent schematic (each amplifier)



ACTUAL DEVICE		NT COUNT
COMPONENT	TLV2361	TLV2362
Transistors	30	46
Resistors	6	11
Diodes	1	1
Capacitors	2	4
JFET	1	1



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

DGK package P package PS package	$\begin{array}{c} -3.5 \text{ V} \\ \pm 3.5 \text{ V} \\ \hline \\ V_{CC} \pm \\ \pm 3.5 \text{ V} \\ 20 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \hline \\ 0 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \\ 0 \text{ mA} \\ \hline \hline \\ 0 \text{ mA} \\ \hline $
--	---

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}

2. Differential voltages are at IN+ with respect to IN-.

3. All input voltage values must not exceed V_{CC}. 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.

5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	±1	±2.5	V	
-	TLV2361C	0	70	ŝ	
IA	Operating free-air temperature TLV2361I, TLV2362I	-40	85		



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

TLV2361 and TLV2362 electrical characteristics, $V_{CC}\pm$ = ±1.5 V (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS		T _A	MIN	ТҮР	MAX	UNIT	
.v.	Innut offect veltage	N O			25°C		1	6		
V _{IO}	Input offset voltage	V _O = 0,	$V_{IC} = 0$	Full range			7.5	mV		
	Innut officiat quirrant	V O	N/ O	25°C		5	100	~ ^		
IIO	Input offset current	V _O = 0,	$V_{IC} = 0$		Full range			150	nA	
	Input biog ourrent		V 0		25°C		20	150	ŝ	
I _{IB}	Input bias current	V _O = 0,	$V_{IC} = 0$		Full range			250	nA	
v	Common-mode input	1)/ 1 < 7 5 m)/			25°C	±0.5			V	
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$	Full range	±0.5			v			
Maximum positive-peak		$R_L = 10 \ k\Omega$		25°C	1.2	1.4		v		
V _{OM} +	output voltage	$R_L \ge 10 \ k\Omega$			Full range	1.2			v	
	Maximum negative-peak	$R_L = 10 \ k\Omega$		25°C	-1.2	-1.4		v		
V _{OM} –	output voltage	$R_L \ge 10 \ k\Omega$			Full range	-1.2			v	
	Supply current	N 0			25°C		1.4	2.25	mA	
I _{CC}	(per amplifier)	V _O = 0,	No load		Full range			2.75	mA	
	Large-signal differential	V IAV		TLV2361	0500	60	80		5	
A _{VD}	voltage amplification	$V_{O} = \pm 1 V$,	$R_L = 10 \ k\Omega$	TLV2362	25°C		55	dB		
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 V$		25°C		75		dB		
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 V$	to ±2.5 V		25°C		80		dB	

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm$ = ± 1.5 V, T_{A} = $25^{\circ}C$

PARAMETER			TEST CONDITIONS						
SR	Slew rate	$A_V = 1$,	V _I = ±0.5 V		2.5	V/µs			
B ₁	Unity-gain bandwidth	A _V = 40,	$R_L = 10 \ k\Omega$,	C _L = 100 pF	6	MHz			
Vn	Equivalent input noise voltage	R _S = 100 Ω,	R _F = 10 kΩ,	f = 1 kHz	9	nV/\sqrt{Hz}			



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007

	PARAMETER	Т	EST CONDITIONS	6	T _A	MIN	ТҮР	MAX	UNIT	
	have the first such as	N 0			25°C		1	6		
V _{IO}	Input offset voltage	V _O = 0,	$V_{IC} = 0$	Full range			7.5	mV		
	land the off of a summand	N O	N O		25°C		5	100		
I _{IO}	Input offset current	V _O = 0,	$V_{IC} = 0$	Full range			150	nA		
	land bing summer	N 0	N/ O		25°C		20	150		
I _{IB}	Input bias current	V _O = 0,	$V_{IC} = 0$	Full range			250	nA		
Common-mode input		V < 7.5 mV			25°C	±1.5			v	
V _{IC}	voltage	$ V_{IO} \le 7.5 \text{ mV}$		Full range	±1.4			v		
Maximum positive-peak	$R_L = 10 \ k\Omega$			25°C	2	2.4		v		
V _{OM+}	output voltage	$R_L \geq 10 \; k\Omega$			Full range	2			v	
v	Maximum negative-peak	$R_L = 10 \ k\Omega$		25°C	-2	-2.4		v		
V _{OM} -	output voltage	$R_L \geq 10 \; k\Omega$		Full range	-2					
	Supply current	N O	No. Is a d		25°C		1.75	2.5		
ICC	(per amplifier)	V _O = 0,	No load		Full range			3	mA	
•	Large-signal differential			TLV2361	0500	60	80		-10	
A _{VD}	voltage amplification	$V_{O} = \pm 1 V$,	$R_L = 10 \ k\Omega$	TLV2362	25°C		60		dB	
CMRR	Common-mode rejection ratio	$V_{IC} = \pm 0.5 V$		25°C		85		dB		
k _{SVR}	Supply-voltage rejection ratio	$V_{CC} \pm = \pm 1.5 V$	to ±2.5 V	25°C		80		dB		

TLV2361 and TLV2362 electrical characteristics, V_{CC} \pm = \pm 2.5 V (unless otherwise noted)

TLV2361 and TLV2362 operating characteristics, $V_{CC}\pm$ = ±2.5 V, T_{A} = $25^{\circ}C$

	PARAMETER		TEST CONDITIONS					
SR	Slew rate	$A_V = 1$,	$V_I = \pm 0.5 V$		3	V/µs		
B ₁	Unity-gain bandwidth	$A_V = 40,$	$R_L = 10 \text{ k}\Omega$,	C _L = 100 pF	7	MHz		
V _n	Equivalent input noise voltage	R _S = 100 Ω,	$R_F = 10 \text{ k}\Omega$,	f = 1 kHz	8	nV/√Hz		
THD + N	Total harmonic distortion, plus noise	$A_V = 1$,	$V_0 = \pm 1.2 V_{,}$	$R_L = 10 \text{ k}\Omega$, f = 3 kHz	0.004	%		



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007


TYPICAL CHARACTERISTICS

Table of Graphs

GRAPH TITLE	FIGURE
Supply current vs Free-air temperature	1
Supply current vs Supply voltage	2
Maximum positive output voltage vs Output current	3
Maximum negative output voltage vs Output current	4
Maximum peak-to-peak output voltage vs Frequency	5
Equivalent input noise voltage vs Frequency	6
Total harmonic distortion vs Frequency	7
Total harmonic distortion vs Output voltage	8




SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007



TYPICAL CHARACTERISTICS



SLOS195H - FEBRUARY 1997 - REVISED JUNE 2007



TYPICAL CHARACTERISTICS





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2361CDBV	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	0 to 70		
TLV2361CDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	(YC3B ~ YC3G ~ YC3L)	Samples
TLV2361CDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	(YC3B ~ YC3G ~ YC3L)	Samples
TLV2361IDBV	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85		
TLV2361IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B ~ YC4G ~ YC4L)	Samples
TLV2361IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(YC4B ~ YC4G ~ YC4L)	Samples
TLV2362ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL ~ YBS ~ YBU)	Samples
TLV2362IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YBL ~ YBS ~ YBU)	Samples
TLV2362IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	23621	Samples
TLV2362IP	ACTIVE	PDIP	Ρ	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TLV2362IP	Samples
TLV2362IPWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 85		
TLV2362IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples
TLV2362IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2362	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



25-Oct-2016

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2361CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361CDBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
TLV2361IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2361IDBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
TLV2361IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2362IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TLV2362IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2362IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

16-Aug-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2361CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2361CDBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
TLV2361IDBVR	SOT-23	DBV	5	3000	205.0	200.0	33.0
TLV2361IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2361IDBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
TLV2361IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2362IDGKR	VSSOP	DGK	8	2500	370.0	355.0	55.0
TLV2362IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2362IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated