

# Low Quiescent Current, Accurate Programmable-Delay **Supervisory Circuit**

#### FEATURES

- Power-On Reset Generator with Adjustable Delay Time: 1.25ms to 10s
- Very Low Quiescent Current: 2.4µA typ
- High Threshold Accuracy: 0.5% typ
- **Fixed Threshold Voltages for Standard Voltage** Rails from 0.9V to 5V and Adjustable Voltage Down to 0.4V Are Available
- Manual Reset (MR) Input
- **Open-Drain RESET** Output
- Temperature Range: -40°C to +125°C
- Small SOT23 and 2mm × 2mm QFN Packages


### APPLICATIONS

- **DSP or Microcontroller Applications**
- **Notebook/Desktop Computers**
- **PDAs/Hand-Held Products**
- **Portable/Battery-Powered Products**
- **FPGA/ASIC** Applications

### DESCRIPTION

TPS3818xxx family of The microprocessor supervisory circuits monitor system voltages from 0.4V to 5.0V, asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user-adjustable delay time after the SENSE voltage and manual reset (MR) return above the respective thresholds.

The TPS3818 uses a precision reference to achieve 0.5% threshold accuracy for  $V_{IT} \leq 3.3V$ . The reset delay time can be set to 20ms by disconnecting the  $C_T$  pin, 300ms by connecting the  $C_T$  pin to  $V_{DD}$  using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the  $C_T$  pin to an external capacitor. When used with an external capacitor, the TPS3818xxx gives a more accurate delay time than the similar TPS3808xxx device. The TPS3818 has a very low typical quiescent current of 2.4µA so it is well-suited to battery-powered applications. It is available in either a small SOT23 and an ultra-small 2mm × 2mm QFN PowerPAD<sup>™</sup> package, and is fully specified over a temperature range of -40°C to +125°C (T<sub>.</sub>).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

ÆΛ

1 Kon



www.ti.com

#### SBVS106A-MAY 2008-REVISED AUGUST 2008

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	NOMINAL SUPPLY VOLTAGE <sup>(2)</sup>	THRESHOLD VOLTAGE (VIT)
TPS3818G01	Adjustable	0.405V
TPS3818G09	0.9V	0.84V
TPS3818G12	1.2V	1.12V
TPS3818G125	1.25V	1.16V
TPS3818G15	1.5V	1.40V
TPS3818G18	1.8V	1.67V
TPS3818G25	2.5V	2.33V
TPS3818G30	3.0V	2.79V
TPS3818G33	3.3V	3.07V
TPS3818G50	5.0V	4.65V

#### ORDERING INFORMATION<sup>(1)</sup>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Custom threshold voltages from 0.82V to 3.3V, 4.4V to 5.0V are available through the use of factory EEPROM programming. Minimum order quantities apply. Contact factory for details and availability.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating junction temperature range, unless otherwise noted.

	TPS3818	UNIT
Input voltage range, V <sub>DD</sub>	-0.3 to 7.0	V
$C_T$ voltage range, $V_{CT}$	–0.3 to V <sub>DD</sub> + 0.3	V
Other voltage ranges: V <sub>RESET</sub> , V <sub>MR</sub> , V <sub>SENSE</sub>	–0.3 to 7	V
RESET pin current	5	mA
Operating junction temperature range, T <sub>J</sub> <sup>(2)</sup>	-40 to +150	°C
Storage temperature range, T <sub>STG</sub>	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .



#### **ELECTRICAL CHARACTERISTICS**

 $1.7V \le V_{DD} \le 6.5V$ ,  $R_{LRESET} = 100k\Omega$ ,  $C_{LRESET} = 50pF$ , over operating temperature range ( $T_J = -40^{\circ}C$  to +125°C), unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Least sum hannes		-40°C < T <sub>J</sub> < +125°C	1.7		6.5	V
V <sub>DD</sub>	Input supply range		0°C < T <sub>J</sub> < +85°C	1.65		6.5	
1	Supply ourront (ourront i	nto V nin)	$\frac{V_{DD}}{MR} = 3.3V, \overline{RESET}$ not asserted MR, RESET, C <sub>T</sub> open		2.4	5.0	μA
I <sub>DD</sub>	Supply current (current i	nio v <sub>DD</sub> pin)	$\frac{V_{DD}}{MR} = 6.5V, \overline{RESET}$ not asserted MR, RESET, C <sub>T</sub> open		2.7	6.0	μA
			$1.3V \le V_{DD} < 1.8V, I_{OL} = 0.4mA$			0.3	V
V <sub>OL</sub>	Low-level output voltage	;	$1.8V \le V_{DD} \le 6.5V$ , $I_{OL} = 1.0mA$			0.4	V
	Power-up reset voltage	1)	$V_{OL}$ (max) = 0.2V, $I_{RESET}$ = 15 $\mu$ A			0.8	V
		TPS3818G01		-2.0	±1.0	+2.0	
	Negative-going	$V_{IT} \le 3.3V$		-1.5	±0.5	+1.5	
V <sub>IT</sub>	input threshold	$3.3 \text{V} < \text{V}_{\text{IT}} \leq 5.0 \text{V}$		-2.0	±1.0	+2.0	%
	accuracy	$V_{\rm IT} \le 3.3 V$	–40°C < T <sub>J</sub> < +85°C	-1.25	±0.5	+1.25	
		$3.3V < V_{IT} \le 5.0V$	-40°C < T <sub>J</sub> < +85°C	-1.5	±0.5	+1.5	
		TPS3818G01			1.5	3.0	
V <sub>HYS</sub>	Hysteresis on V <sub>IT</sub> pin	Fixed consists	-40°C < T <sub>J</sub> < +85°C		1.0	2.0	%V <sub>IT</sub>
	Fixed versions			1.0	2.5		
R <sub>MR</sub>	MR Internal pull-up resis	stance		70	90		kΩ
Input current at	Input current at	TPS3818G01	V <sub>SENSE</sub> = V <sub>IT</sub>	-25		25	nA
SENSE	SENSE pin	Fixed versions	V <sub>SENSE</sub> = 6.5V		1.7		μA
юн	RESET leakage current		$V_{\overline{RESET}} = 6.5V, \overline{RESET}$ not asserted			300	nA
<u>^</u>	Input capacitance,	C <sub>T</sub> pin	V <sub>IN</sub> = 0V to V <sub>DD</sub>		5		- <b>F</b>
C <sub>IN</sub>	any pin	Other pins	$V_{IN} = 0V \text{ to } 6.5V$		5		pF
VIL	MR logic low input			0		$0.3 V_{DD}$	V
V <sub>IH</sub>	MR logic high input			0.7 V <sub>DD</sub>		$V_{DD}$	V
L	Input pulse width	SENSE	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		
w	to RESET	MR	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$	0.001			μs
L	RESET delay time <sup>(2)</sup>	C <sub>T</sub> = Open		12	20	28	ms
d	RESET delay lime	$C_T = V_{DD}$	See Timing Diagram	180	300	420	ms
V <sub>CT</sub>	CT pin (RESET delay tir threshold <sup>(3)</sup>	ne) comparator		1.211	1.23	1.249	V
ст	CT pin (RESET delay tir current <sup>(3)</sup>	me) charging	$R_{CT}\text{=}2M\Omega$ (resistor between $C_{T}$ and GND)	190	220	250	nA
	Propagation delay	MR to RESET	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$		150		ns
PHL	High to low level RESET delay	SENSE to RESET	$V_{IH} = 1.05 V_{IT}, V_{IL} = 0.95 V_{IT}$		20		μs
θ <sub>JA</sub>	Thermal resistance, junc	ction-to-ambient			290		°C/W


 The lowest supply voltage (V<sub>DD</sub>) at which RESET becomes active. T<sub>rise(VDD)</sub> ≥ 15μs/V.
The delay time accuracy without external capacitor is the same as that of the TPS3808xxx. This specification is included here for TPS3808xxx device comparison. The combined RESET delay time accuracy from V<sub>CT</sub> and I<sub>CT</sub> is  $\pm$ 15%.

(3)



SBVS106A-MAY 2008-REVISED AUGUST 2008

FUNCTIONAL BLOCK DIAGRAMS




Adjustable Voltage Version

Fixed Voltage Version



#### **PIN ASSIGNMENTS**




DRV PACKAGE 2mm × 2mm QFN (TOP VIEW)							
$\mathbf{V}_{\text{DD}}$	1 6	RESET					
SENSE C <sub>T</sub>	PAD 3						
• T		· · · · · · · · · · · · · · · · · · ·					

#### Table 1. TERMINAL FUNCTIONS

TER	MINAL	
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
RESET	1	RESET is an open-drain output that is driven to a low impedance state when RESET is asserted (either the SENSE input is lower than the threshold voltage (V <sub>IT</sub> ) or the MR pin is set to a logic low). RESET remains low (asserted) for the reset period after both SENSE is above V <sub>IT</sub> and MR is set to a logic high. A pull-up resistor from 10kΩ to 1MΩ should be used on this pin, and allows the reset pin to attain voltages higher than V <sub>DD</sub> .
GND	2	Ground
MR	3	Driving the manual reset pin ( $\overline{MR}$ ) low asserts $\overline{RESET}$ . $\overline{MR}$ is internally tied to $V_{DD}$ by a 90k $\Omega$ pull-up resistor.
C <sub>T</sub>	4	Reset period programming pin. Connecting this pin to $V_{DD}$ through a 40k $\Omega$ to 200k $\Omega$ resistor or leaving it open results in fixed delay times (see Electrical Characteristics). Connecting this pin to a ground referenced capacitor $\geq$ 100pF gives a user-programmable delay time. See the <i>Selecting the Reset Delay Time</i> section for more information.
SENSE	5	This pin is connected to the voltage to be monitored. If the voltage at this terminal drops below the threshold voltage $V_{IT}$ , then RESET is asserted.
V <sub>DD</sub>	6	Supply voltage. It is good analog design practice to place a 0.1µF ceramic capacitor close to this pin.
PowerPAD		PowerPAD. Connect to ground plane to enhance thermal performance of package.







Time

### Figure 2. TPS3818 Timing Diagram Showing $\overline{\text{MR}}$ and SENSE Reset Timing


#### **TRUTH TABLE**

MR	SENSE > V <sub>IT</sub>	RESET
L	0	L
L	1	L
Н	0	L
Н	1	Н






At  $T_J$  = +25°C,  $V_{DD}$  = 3.3V,  $R_{LRESET}$  = 100k $\Omega$ , and  $C_{LRESET}$  = 50pF, unless otherwise noted.





#### **TYPICAL CHARACTERISTICS (continued)**

At  $T_J$  = +25°C,  $V_{DD}$  = 3.3V,  $R_{LRESET}$  = 100k $\Omega$ , and  $C_{LRESET}$  = 50pF, unless otherwise noted.






#### **DEVICE OPERATION**

The TPS3818 microprocessor supervisory product family is designed to assert a RESET signal when either the SENSE pin voltage drops below  $V_{IT}$  or the manual reset (MR) is driven low. The RESET output remains asserted for a user-adjustable time after both the manual reset (MR) and SENSE voltages return above the respective thresholds. A broad range of voltage threshold and reset delay time adjustments are available, allowing these devices to be used in a wide array of applications. Reset threshold voltages can be factory-set from 0.82V to 3.3V or from 4.4V to 5.0V, while the TPS3818G01 can be set to any voltage above 0.405V using an external resistor divider. Two preset delay times are also user-selectable: connecting the  $C_{\rm T}$  pin to  $V_{\rm DD}$  results in a 300ms reset delay, while leaving the  $C_T$  pin open yields a 20ms reset delay. In addition, connecting a capacitor between  $C_{\rm T}$  and GND allows the designer to select any reset delay period from 1.25ms to 10s.

#### **RESET OUTPUT**

A typical application of the TPS3818G25 used with the OMAP1510 processor is shown in Figure 10. The open-drain RESET output is typically connected to the RESET input of a microprocessor. A pull-up resistor must be used to hold this line high when RESET is not asserted. The RESET output is undefined for voltage below 0.8V, but this is normally not a problem because most microprocessors do not function below this voltage. RESET remains high (unasserted) as long as SENSE is above its threshold (V<sub>IT</sub>) and the manual reset (MR) is logic high. If either SENSE falls below V<sub>IT</sub> or MR is driven low, RESET is asserted, driving the RESET pin to a low impedance.



# Figure 10. Typical Application of the TPS3818 with an OMAP Processor

Once  $\overline{\text{MR}}$  is again logic high and SENSE is above V<sub>IT</sub> + V<sub>HYS</sub> (the threshold hysteresis), a delay circuit is enabled that holds  $\overline{\text{RESET}}$  low for a specified reset delay period. Once the reset delay has expired, the RESET pin goes to a high impedance state. The pull-up resistor from the open-drain  $\overline{\text{RESET}}$  to the

supply line can be used to allow the reset signal for the microprocessor to have a voltage higher than  $V_{DD}$ (up to 6.5V). The pull-up resistor should be no smalle<u>r than 10k</u> $\Omega$  as a result of the finite impedance of the RESET line.

#### SENSE INPUT

The SENSE input provides a terminal at which any system voltage can be monitored. If the voltage on this pin drops below  $V_{IT}$ , then RESET is asserted. The comparator has a built-in hysteresis to ensure smooth RESET assertions and de-assertions. It is good analog design practice to put a 1nF to 10nF bypass capacitor on the SENSE input to reduce sensitivity to transients and layout parasitics.

The TPS3818G01 can be used to monitor any voltage rail down to 0.405V using the circuit shown in Figure 11.





Figure 11. Using the TPS3818G01 to Monitor a User-Defined Threshold Voltage

#### MANUAL RESET (MR) INPUT

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor or other logic circuit to initiate a reset. A logic low (0.3V<sub>DD</sub>) on MR causes RESET to assert. After MR returns to a logic high and SENSE is above its reset threshold, RESET is de-asserted after the user-defined reset delay expires. Note that MR is internally tied to V<sub>DD</sub> using a 90k $\Omega$  resistor so this pin can be left unconnected if MR is not used.

See Figure 12 for how  $\overline{\text{MR}}$  can be used to monitor multiple system voltages. Note that if the logic signal driving  $\overline{\text{MR}}$  does not go fully to V<sub>DD</sub>, there will be some additional current draw into V<sub>DD</sub> as a result of the internal pull-up resistor on  $\overline{\text{MR}}$ . To minimize current draw, a logic-level FET can be used as illustrated in Figure 13.










Figure 13. Using an External MOSFET to Minimize  $I_{DD}$  When MR Signal Does Not Go to  $V_{DD}$ 

#### SELECTING THE RESET DELAY TIME

The TPS3818 has three options for setting the RESET delay time as shown in Figure 14. Figure 14a shows the configuration for a fixed 300ms typical delay time by tying  $C_T$  to  $V_{DD}$ ; a resistor from 40k $\Omega$  to 200k $\Omega$  must be used. Supply current is not affected

by the choice of resistor. Figure 14b shows a fixed 20ms delay time by leaving the  $C_T$  pin open. Figure 14c shows a ground referenced capacitor connected to  $C_T$  for a user-defined program time between 1.25ms and 10s.

The capacitor  $C_T$  should be  $\geq$  100pF nominal value in order for the TPS3818xxx to recognize that the capacitor is present. The capacitor value for a given delay time can be calculated using the following equation:

$$C_{T} (nF) = [t_{D} (s) - 0.5 \times 10^{-3} (s)] \times 175$$
 (1)

The reset delay time is determined by the time it takes an on-chip precision 220nA current source to <u>charge</u> the external capacitor to 1.23V. When a RESET is asserted the capacitor is discharged. When the RESET conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When the voltage on this capacitor reaches 1.23V, RESET is de-asserted. Note that a low leakage type capacitor such as a ceramic should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

# IMMUNITY TO SENSE PIN VOLTAGE TRANSIENTS

The TPS3818 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients depends on threshold overdrive, as shown in the *Maximum Transient Duration at Sense vs Sense Threshold Overdrive Voltage* graph (Figure 6) in the Typical Characteristics section.




Figure 14. Configuration Used to Set the RESET Delay Time



2-Jun-2016

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS3818G25DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СНЈ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

2-Jun-2016

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3818G25DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

2-Jun-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3818G25DRVT	WSON	DRV	6	250	203.0	203.0	35.0

## **MECHANICAL DATA**



- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




## DRV (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD

# THERMAL INFORMATION This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. **PIN 1 INDICATOR** C 0,30 3 1 Exposed Thermal Pad $1,00\pm0,10$ 6 4 -1,60±0,10 Bottom View Exposed Thermal Pad Dimensions 4206926/Q 04/15 NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated