


Is Now Part of





ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d







MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	60	V
V _{GS}	Gate to Source Voltage	±20	V
ID	Drain Current		
	Continuous ($T_C = 25^{\circ}C$, $V_{GS} = 10V$)	62	A
	Continuous ($T_C = 100^{\circ}C$, $V_{GS} = 10V$)	44	A
	Continuous (T _A = 25°C, V _{GS} = 10V, $R_{\theta JA}$ = 43°C/W)	10.9	A
	Pulsed	Figure 4	A
E _{AS}	Single Pulse Avalanche Energy (Note 1)	56	mJ
P _D	Power dissipation	115	W
	Derate above 25°C	0.77	W/ºC
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C


Thermal Characteristics

$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case	1.3	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient (Note 2)	62	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient, 1in ² copper pad area	43	°C/W


1

Device Marking FDB13AN06A0		Device Package Reel Size		Reel Size	Tape Width		Quantity	
		FDB13AN06A0	D ² -PAK	330 mm	24 mm		800 units	
Electric	al Char	acteristics T _c = 25°C	unless otherwi	se noted				
Symbol		Parameter		Conditions	Min	Тур	Max	Units
Off Chara	acteristic	S						
B _{VDSS}	Drain to S	ource Breakdown Voltage	I _D = 250μA,	60	-	-	V	
I _{DSS}	Zero Gate Voltage Drain Current Gate to Source Leakage Current		$V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$	$T_{\rm C} = 150^{\rm o}{\rm C}$	-	-	1 250 ±100	μA nA
I _{GSS}					-	-		
On Chara	cteristic	S						
V _{GS(TH)}	Gate to Se	ource Threshold Voltage	$V_{GS} = V_{DS},$	I _D = 250μA	2	-	4	V
			I _D = 62A, V ₀	_{GS} = 10V	-	0.0115	0.0135	
r _{DS(ON)}	Drain to S	Source On Resistance	I _D = 31A, V ₀		-	0.022	0.034	Ω
·D3(ON)			I _D = 62A, V ₀ T _J = 175°C	_{GS} = 10V,	-	0.026	0.030	
Dynamic	Characte	eristics						
C _{ISS}	Input Cap				-	1350	-	pF
C _{OSS}	Output Ca	apacitance	$V_{DS} = 25V,$ f = 1MHz	$V_{GS} = 0V,$	-	260	-	pF
C _{RSS}	Reverse T	ransfer Capacitance			-	90	-	pF
Q _{g(TOT)}	Total Gate	e Charge at 10V	V _{GS} = 0V to	10V		22	29	nC
Q _{g(TH)}	Threshold	Gate Charge	$V_{GS} = 0V to$	$2V V_{DD} = 30V$	-	2.6	3.4	nC
Q _{gs}	Gate to Se	ource Gate Charge		$I_{\rm D} = 62A$	-	8.5	-	nC
Q _{gs2}		rge Threshold to Plateau		$I_g = 1.0 \text{mA}$	-	5.9	-	nC
Q _{gd}		rain "Miller" Charge			-	6.4	-	nC
Switching	g Charac	teristics (V _{GS} = 10V)						
t _{ON}	Turn-On T					-	158	ns
t _{d(ON)}	Turn-On D	elay Time			-	9	-	ns
t _r	Rise Time	•	$V_{DD} = 30V,$	I _D = 62A	-	96	- /	ns
t _{d(OFF)}	Turn-Off D	Delay Time		$V_{GS} = 10V, R_{GS} = 12\Omega$		24		ns
t _f	Fall Time				-	26	-	ns
t _{OFF}	Turn-Off T	ime			-	-	74	ns
Drain-So	urce Diod	le Characteristics						
V _{SD}	T	Drain Diode Voltage	I _{SD} = 62A		-	-	1.25	V
			I _{SD} = 31A		•	-	1.0	V
t _{rr}		Recovery Time	-	$II_{SD}/dt = 100A/\mu s$	-	-	25	ns
Q _{RR}	Reverse F	Recovered Charge	$ I_{SD} = 62A, c$	ll _{SD} /dt = 100A/μs	-	-	17	nC

FDB13AN06A0 — N-Channel PowerTrench® MOSFET




FDB13AN06A0 Rev. C2




©2012 Fairchild Semiconductor Corporation FDB13AN06A0 Rev. C2

www.fairchildsemi.com



©2012 Fairchild Semiconductor Corporation FDB13AN06A0 Rev. C2



©2012 Fairchild Semiconductor Corporation FDB13AN06A0 Rev. C2

www.fairchildsemi.com

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
(EQ. 2)

Area in Inches Squared


$$R_{\theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
 (EQ. 3)

Area in Centimeters Squared





7



SABER Electrical Model DB13AN06A0 — N-Channel PowerTrench[®] MOSFE rev August 2002 template FDB13AN06A0 n2,n1,n3 electrical n2,n1,n3 var i iscl dp..model dbodymod = (isl=1.5e-11,nl=1.08,rs=3.3e-3,trs1=2.2e-3,trs2=2.5e-9,cjo=0.9e-9,m=5.1e-1,tt=1e-9,xti=3.9) dp..model dbreakmod = (rs=1.5e-1,trs1=1e-3,trs2=-8.9e-6) dp..model dplcapmod = (cjo=4.1e-10,isl=10e-30,nl=10,m=0.45) m..model mmedmod = (type=_n,vto=3.5,kp=6,is=1e-30, tox=1) m..model mstrongmod = (type=_n,vto=4.3,kp=50,is=1e-30, tox=1) m..model mweakmod = (type=_n,vto=2.88,kp=0.05,is=1e-30, tox=1,rs=0.1) LDRAIN sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5,voff=-2) DPLCAP DRAIN 5 sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-2,voff=-5) 10 sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.5,voff=0.5) RLDRAIN sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.5,voff=-1.5) **≨**RSLC1 c.ca n12 n8 = 5.1e-10 51 RSLC2 ≥ c.cb n15 n14 = 5.1e-10 Ð ISCI c.cin n6 n8 = 1.3e-9DBREAK 50 dp.dbody n7 n5 = model=dbodymod ≷rdrain dp.dbreak n5 n11 = model=dbreakmod 6 ESG 11 dp.dplcap n10 n5 = model=dplcapmod DBODY **EVTHRES** 16 21 $\frac{19}{8}$ 4 MWEAK spe.ebreak n11 n7 n17 n18 = 65.40 GATE I GATE EVTEMP RGATE _____ 18 22 spe.eds n14 n8 n5 n8 = 1 EBREAK MMED 19 20 spe.eqs n13 n8 n6 n8 = 1 s A 4€ MSTR RI GATE spe.esg n6 n10 n6 n8 = 1 LSOURCE spe.evthres n6 n21 n19 n8 = 1 CIN SOURCE 8 spe.evtemp n20 n6 n18 n22 = 1 ~~~ RSOURCE RLSOURCE i.it n8 n17 = 1 S2/ RBREAK <u>14</u> 13 13 1.1gate n1 n9 = 6.9e-917 18 8 I.ldrain n2 n5 = 1.0e-9 RVTEMP I.lsource n3 n7 = 2.91e-9 S1B **o** S2B 13 СВ 19 CA IT (♠ 14 res.rlgate n1 n9 = 69 VBAT res.rldrain n2 n5 = 10 <u>5</u> 8 EGS 6 EDS res.rlsource n3 n7 = 29.1 8 22 ᄵ m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u RVTHRES m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=9e-4,tc2=-5e-7 res.rdrain n50 n16 = 3.0e-3, tc1=1.5e-2,tc2=4e-5 res.rgate n9 n20 = 3.77 res.rslc1 n5 n51 = 1e-6, tc1=1.8e-3,tc2=1.7e-5 res.rslc2 n5 n50 = 1e3res.rsource n8 n7 = 5.5e-3, tc1=1e-3,tc2=1e-6 res.rvthres n22 n8 = 1, tc1=-5.3e-3,tc2=-1.0e-5 res.rvtemp n18 n19 = 1, tc1=-2.5e-3,tc2=1e-6 sw vcsp.s1a n6 n12 n13 n8 = model=s1amod sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl scl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/160))**6)))}

www.fairchildsemi.com

SPICE Thermal Model th JUNCTION REV 23 March 2002 FDB13AN06A0T CTHERM1 TH 6 9.7e-4 CTHERM2 6 5 6.2e-3 CTHERM3 5 4 4.6e-3 CTHERM4 4 3 4.9e-3 Ş RTHERM1 CTHERM1 CTHERM5 3 2 8e-3 CTHERM6 2 TL 4.2e-2 RTHERM1 TH 6 5.24e-2 6 RTHERM2 6 5 10.08e-2 RTHERM3 5 4 4.28e-1 RTHERM4 4 3 1.8e-1 RTHERM2 CTHERM2 ξ RTHERM5 3 2 1.9e-1 RTHERM6 2 TL 2.1e-1 SABER Thermal Model 5 SABER thermal model FDB14AN06A0T template thermal_model th tl RTHERM3 CTHERM3 thermal_c th, tl ctherm.ctherm1 th 6 = 9.7e-4 ctherm.ctherm2 6 5 =6.2e-3 4 ctherm.ctherm3 5 4 =4.6e-3 ctherm.ctherm4 4 3 =4.9e-3 ctherm.ctherm5 3 2 =8e-3 ctherm.ctherm6 2 tl =4.2e-2 RTHERM4 ۶ CTHERM4 rtherm.rtherm1 th 6 = 5.24e-2 rtherm.rtherm2 6 5 =10.08e-2 rtherm.rtherm3 5 4 =4.28e-1 3 rtherm.rtherm4 4 3 =1.8e-1 rtherm.rtherm5 3 2 =1.9e-1 rtherm.rtherm6 2 tl =2.1e-1 RTHERM5 CTHER M5 ξ } 2 RTHERM6 CTHERM6 CASE tl P




Figure 22. TO263 (D²PAK), Molded, 2-Lead, Surface Mount

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TT263-002

FDB13AN06A0 — N-Channel PowerTrench[®] MOSFET



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC