#### 查询SN54ABT16825供应商

### 捷多邦,专业PCS机场4ABT46825为高州承4ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS218C - JUNE 1992 - REVISED MAY 1997

SN54ABT16825 . . . WD PACKAGE

SN74ABT16825 . . . DGG OR DL PACKAGE

- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- State-of-the-Art *EPIC*-II*B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration
  Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16825 are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all nine affected outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16825 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16825 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

$\overline{\Lambda}$	$\overline{\Lambda}$
	$\mathbf{a}$

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



Copyright © 1997	. Texas Instruments	Incorporated

(TOP VIEW)								
		1	1.050					
10E1	1	56	10E2					
1Y1	2	55	1A1					
1Y2		54	1A2					
GND	4	53	GND					
_	5	52	1A3					
1Y4	6		1A4					
V <sub>CC</sub>	7	50	] ∨ <sub>CC</sub>					
1Y5 🛛	8	49	1A5					
1Y6 🛛	9	48	] 1A6					
1Y7 [	10	47	] 1A7					
GND [	11	46	GND					
1Y8 [	12	45	1A8					
1Y9 [	13	44	] 1A9					
GND [	14	43	GND					
GND [	15	42	] GND					
2Y1 🛛	16	41	] 2A1					
2Y2 [	17	40	2A2					
GND	18	39	] GND					
2Y3 [	19	38	2A3					
2Y4 [	20	37	2A4					
2Y5 [	21	36	2A5					
V <sub>CC</sub> [	22	35	] V <sub>CC</sub>					
2Y6	23 📂	34	2A6					
	24		2A7					
GND [	25	32	GND					
2Y8 [	26	31	2A8					
2Y9 [	27	30	2A9					

28

20F1

29 20E2

## SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS218C – JUNE 1992 – REVISED MAY 1997

# FUNCTION TABLE (each 9-bit section)


(each 9-bit section)								
	INPUTS	OUTPUT						
OE1	OE2	Α	Y					
L	L	L	L					
L	L	Н	н					
Н	Х	Х	Z					
Х	Н	Х	Z					

# logic symbol<sup>†</sup>

10E1	1	&			
	56		EN1		
10E2	28				
20E1		&			
20E2	29		EN2		
		L	ה ו	ļ	
1A1	55	[ <sup></sup>	1 ⊽	2	1Y1
1A2	54		• •	3	1Y2
	52			5	
1A3	51			6	1Y3
1A4					1Y4
1A5	49			8	1Y5
1A6	48			9	1Y6
	47	<u> </u>		10	
1A7	45			12	1Y7
1 <b>A</b> 8	44			13	1Y8
1A9					1Y9
2A1	41		2 ▽	16	2Y1
2A2	40			17	2Y2
2A2	38			19	2Y3
	37			20	
2A3	36	ļ		21	2Y4
2A4	34			23	2Y5
2A5					2Y6
2A6	33			24	2Y7
2A7	31			26	2Y8
	30			27	
2A8		L			2Y9

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16825	96 mA
SN74ABT16825	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

					SN74ABT16825		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH					2		V
VIL Low-level input voltage				0.8		0.8	V
VI	Input voltage				0	VCC	V
ЮН	OH High-level output current					-32	mA
IOL	Low-level output current	(C)	48		64	mA	
Δt/Δv	Input transition rise or fall rate	Control pins	20	4		4	ns/V
	Data pins		8	10		10	115/ V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



#### SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS218C – JUNE 1992 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54AB	Г16825	SN74ABT16825		UNIT	
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 V,$	l <sub>l</sub> = –18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	IOH = -3 mA	2.5			2.5		2.5			
Vou		$V_{CC} = 5 V,$	I <sub>OH</sub> = -3 mA	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>					100						mV	
I		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	μΑ	
IOZPU	J‡	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, <del>OE</del> = X			±50		±50	±50 ±50		μΑ	
IOZPD	,‡	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to} 2$	0, 2.7 V, <del>OE</del> = X			±50	070	±50		±50	μΑ	
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$				10	PODU	10		10	μA	
lozl		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$	5.5 V, ≥ 2 V			-10	Q	-10		-10	μΑ	
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA	
ICEX	Outputs high	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 5.5 V			50		50		50	μA	
١٥§		$V_{CC} = 5.5 V,$	$V_{O} = 2.5 V$	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high					2		2		2		
ICC	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND				32		32		32	mA	
	Outputs disabled					2		2		2		
$\Delta I_{CC}$ ¶		$V_{CC} = 5.5 V, C$ Other inputs at	one input at 3.4 V, V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
Ci		V <sub>I</sub> = 2.5 V or 0	5 V		3						pF	
Co		$V_{O} = 2.5 V \text{ or } 0$	).5 V		7.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup>This parameter is characterized, but not production tested.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16825		SN74ABT16825		UNIT	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	٨	v	1	1.9	3.6	1	4.1	1	3.9	
<sup>t</sup> PHL	A	Ŷ	1	2.1	3.9	1	4.7	1	4.4	ns
<sup>t</sup> PZH	OE	Y	1	2.8	5.5	1	6.4	1	6.1	
<sup>t</sup> PZL	ÛE		1	2.8	5.4	3	6.3	1	6	ns
<sup>t</sup> PHZ	OE	V	2.4	4.5	6.8	2.4	7.1	2.4	6.9	
<sup>t</sup> PLZ	UE	ſ	1.6	3.7	6.2	<b>2</b> 1.6	7.6	1.6	6.6	ns



## SN54ABT16825, SN74ABT16825 **18-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS218C - JUNE 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated