SCLS103C - MARCH 1984 - REVISED FEBRUARY 1999

- High-Current 3-State Outputs Interface
   Directly With System Bus or Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

### description

These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

The SN54HC126 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC126 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (each buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	Χ	Z

SN54HC126 . . . J OR W PACKAGE SN74HC126 . . . D, DB, OR N PACKAGE (TOP VIEW)



SN54HC126 . . . FK PACKAGE (TOP VIEW)



NC – No internal connection

### logic symbol<sup>†</sup>



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCLS103C - MARCH 1984 - REVISED FEBRUARY 1999

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and W packages.

### absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>		. $-0.5 \text{ V}$ to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	· · · · · · · · · · · · · · · · · · ·	±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):		
	DB package	
	N package	78°C/W
Storage temperature range, T <sub>sto</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

			SN	N54HC12	26	SN74HC126		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
$\vee_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V	0		0.5	0		0.5	
VIL		V <sub>CC</sub> = 4.5 V	0		1.35	0		1.35	V
		VCC = 6 V	0		1.8	0		1.8	
٧ı	Input voltage		0		VCC	0		VCC	V
۷o	Output voltage		0		VCC	0		VCC	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns
		VCC = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN54HC126, SN74HC126 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS SCLS103C - MARCH 1984 - REVISED FEBRUARY 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC126		SN74HC126		UNIT	
PARAMETER	lEST CC	PNDITIONS	VCC	MIN	MIN TYP MAX MI		MIN	MAX	MIN	MAX		
			2 V	1.9	1.998		1.9		1.9			
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
Voн	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9	5.999		5.9		5.9		V	
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34			
	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1		
			4.5 V		0.001	0.1		0.1		0.1		
VOL			6 V		0.001	0.1		0.1		0.1	V	
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33		
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA	
loz	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ	
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ	
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T	√ = 25°C	;	SN54H	IC126	SN74H	C126	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII		
			2 V		47	120		180		150			
tpd	Α	Υ	4.5 V		14	24		36		30	ns		
			6 V		11	20		31		26			
			2 V		57	120		180		150			
t <sub>en</sub>	OE	Y	4.5 V		16	24		36		30	ns		
				6 V		12	20		31		26		
	OE		2 V		35	120		180		150			
<sup>t</sup> dis		OE	Υ	Υ	4.5 V		17	24		36		30	ns
			6 V		15	20		31		26			
			2 V		28	60		90		75			
t <sub>t</sub>		Any	Any	4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13			

## SN54HC126, SN74HC126 **QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS SCL\$103C - MARCH 1984 - REVISED FEBRUARY 1999

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	T,	<sub>Δ</sub> = 25°C	;	SN54H	C126	SN74H	C126	UNIT										
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT										
			2 V		67	150		225		188											
t <sub>pd</sub>	А	Y	Υ	4.5 V		19	30		45		38	ns									
															6 V		15	25		39	
	OE	Y	Υ	2 V		100	135		202		169										
t <sub>en</sub>				4.5 V		20	27		40		36	ns									
			6 V		17	23		36		30											
t <sub>t</sub>		Any	2 V		45	210		315		265											
			Any	4.5 V		17	42		63		53	ns									
			6 V		13	36		53		45											

## operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C	Power dissipation capacitance per gate	No load	45	pF

SCLS103C - MARCH 1984 - REVISED FEBRUARY 1999


#### PARAMETER MEASUREMENT INFORMATION




PARAI	METER	R <sub>L</sub> C <sub>L</sub>		S1	S2			
	t <sub>PZH</sub> 50 pF 1 kΩ or		Open	Closed				
t <sub>en</sub>	tPZL	1 K22	or 150 pF	Closed	Open			
4	tPHZ	1 kΩ	50 pF	Open	Closed			
<sup>t</sup> dis	tPLZ	1 1/22	1 K22	Closed		Close		Open
t <sub>pd</sub> or t <sub>t</sub>		_	50 pF or 150 pF	Open	Open			



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated