



Integrated Device Technology, Inc.

## CMOS STATIC RAM 1 MEG (256K x 4-BIT)

IDT71028

### FEATURES:

- 256K x 4 advanced high-speed CMOS static RAM
- Equal access and cycle times
  - Commercial: 12/15/17/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data Inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in 400 mil Plastic SOJ package


### DESCRIPTION:

The IDT71028 is a 1,048,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71028 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71028 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71028 is packaged in 28-pin 400 mil Plastic SOJ package.


### FUNCTIONAL BLOCK DIAGRAM



2966 drw 01



## PIN CONFIGURATION



2966 drw 02

SOJ  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.25	W
IOUT	DC Output Current	50	mA

### NOTES:

2966 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed VCC + 0.5V.

## TRUTH TABLE<sup>(1,2)</sup>

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	I/O	Function
L	L	H	DATAOUT	Read Data
L	X	L	DATAIN	Write Data
L	H	H	High-Z	Output Disabled
H	X	X	High-Z	Deselected - Standby (ISB)
VHC <sup>(3)</sup>	X	X	High-Z	Deselected - Standby (ISB1)

### NOTES:

2966 tbl 01

- H = VIH, L = VIL, x = Don't care.
- VLC = 0.2V, VHC = VCC - 0.2V.
- Other inputs ≥VHC or ≤VLC.

## CAPACITANCE

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
C <sub>I/O</sub>	I/O Capacitance	VOUT = 3dV	8	pF

### NOTE:

2966 tbl 03

- This parameter is guaranteed by device characterization, but not production tested.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	VCC+0.5	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

### NOTE:

2966 tbl 04

- VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

## DC ELECTRICAL CHARACTERISTICS

VCC = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71028		Unit
			Min.	Max.	
IL	Input Leakage Current	VCC = Max., VIN = GND to VCC	—	5	μA
ILO	Output Leakage Current	VCC = Max., $\overline{CS}$ = VIH, VOUT = GND to VCC	—	5	μA
VOL	Output Low Voltage	IOL = 8mA, VCC = Min.	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	—	V

2966 tbl 05

## DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$ )

Symbol	Parameter	71028S12 <sup>(3)</sup>		71028S15		71028S17		71028S20		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I <sub>CC</sub>	Dynamic Operating Current, $\overline{CS} \leq V_{IL}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = f_{\text{MAX}}^{(2)}$	155	—	150	—	145	—	145	—	mA
I <sub>SB</sub>	Standby Power Supply Current (TTL Level), $\overline{CS} \geq V_{IH}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = f_{\text{MAX}}^{(2)}$	35	—	35	—	35	—	35	—	mA
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level), $\overline{CS} \geq V_{HC}$ , Outputs Open, $V_{CC} = \text{Max.}$ , $f = 0^{(2)}$ , $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	10	—	10	—	10	—	10	—	mA

### NOTES:

1. All values are maximum guaranteed values.
2.  $f_{\text{MAX}} = 1/t_{\text{RC}}$  (all address inputs are cycling at  $f_{\text{MAX}}$ );  $f = 0$  means no address input lines are changing.
3. 12ns specification is preliminary.

2966 tbl 06

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2966 tbl 07





Figure 1. AC Test Load



\*Including jig and scope capacitance.

Figure 2. AC Test Load  
(for t<sub>CLZ</sub>, t<sub>OLZ</sub>, t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>ow</sub>, and t<sub>whz</sub>)


**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 10\%$ , Commercial Temperature Range)

Symbol	Parameter	71028S12 <sup>(1)</sup>		71028S15		71028S17		71028S20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>										
t <sub>RC</sub>	Read Cycle Time	12	—	15	—	17	—	20	—	ns
t <sub>AA</sub>	Address Access Time	—	12	—	15	—	17	—	20	ns
t <sub>ACS</sub>	Chip Select Access Time	—	12	—	15	—	17	—	20	ns
t <sub>CLZ</sub> <sup>(2)</sup>	Chip Select to Output in Low-Z	3	—	3	—	3	—	3	—	ns
t <sub>CHZ</sub> <sup>(2)</sup>	Chip Deselect to Output in High-Z	0	6	0	7	0	8	0	8	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	6	—	7	—	8	—	8	ns
t <sub>OLZ</sub> <sup>(2)</sup>	Output Enable to Output in Low-Z	0	—	0	—	0	—	0	—	ns
t <sub>OHZ</sub> <sup>(2)</sup>	Output Disable to Output in High-Z	0	5	0	5	0	6	0	7	ns
t <sub>OH</sub>	Output Hold from Address Change	4	—	4	—	4	—	4	—	ns
t <sub>PU</sub> <sup>(2)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub> <sup>(2)</sup>	Chip Deselect to Power Down Time	—	12	—	15	—	17	—	20	ns
<b>Write Cycle</b>										
t <sub>WC</sub>	Write Cycle Time	12	—	15	—	17	—	20	—	ns
t <sub>AW</sub>	Address Valid to End of Write	10	—	12	—	13	—	15	—	ns
t <sub>CW</sub>	Chip Select to End of Write	10	—	12	—	13	—	15	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	10	—	12	—	13	—	15	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End of Write	7	—	8	—	9	—	9	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>OW</sub> <sup>(2)</sup>	Output Active from End of Write	3	—	3	—	3	—	4	—	ns
t <sub>WHZ</sub> <sup>(2)</sup>	Write Enable to Output in High-Z	0	5	0	5	0	7	0	8	ns


**NOTES:**

- 12ns specification is preliminary.
- This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>**



**NOTES:**


1.  $\overline{WE}$  is HIGH for Read Cycle.
2. Device is continuously selected,  $\overline{CS}$  is LOW.
3. Address must be valid prior to or coincident with the later of  $\overline{CS}$  transition LOW; otherwise  $t_{AA}$  is the limiting parameter.
4.  $\overline{OE}$  is LOW.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

**TIMING WAVEFORM OF WRITE CYCLE NO.1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1,2,3,5)</sup>**



2966 drw 07

**TIMING WAVEFORM OF WRITE CYCLE NO.2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1,2,5)</sup>**



2966 drw 08

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$ .
3.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW,  $t_{WP}$  must be greater than or equal to  $t_{WHZ} + t_{DW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified  $t_{WP}$ .
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CS}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured  $\pm 200\text{mV}$  from steady state.

### ORDERING INFORMATION

