


2912A PCM TRANSMIT/RECEIVE FILTER

- **Low Power Consumption:**
60 mW Typical without Power Amplifiers
80 mW Typical with Power Amplifiers
0.5 mW Typical Standby
- **Low Idle Channel Noise:**
2 dBnc0 Typical, Receive
6 dBnc0 Typical, Transmit
- **Excellent Power Supply Rejection:**
40 dB Typical on V_{CC} @ 50 KHz
30 dB Typical on V_{BB} @ 50 KHz
- **Transmit Filter Rejects Low Frequency Noise:**
23 dB @ 60 Hz
25 dB @ 50 Hz
50 dB @ 16-2/3 Hz
- **Adjustable Gain in Both Directions**
- **Fully Compatible with the Industry Standard Intel 2912**
- **D3/D4 and CCITT G712 Compatible**
- **Common Mode Op Amp Input Rejection 75 dB Typical**
- **Direct Interface to the Intel 2910A/2911A PCM Codecs Including Stand-By Power Down Mode**
- **Direct Interface with Transformer or Electronic Hybrids**
- **Fabricated with Reliable N-Channel MOS Process**


The Intel 2912A 2nd generation PCM line filter is a fully integrated monolithic device containing the two filters of a PCM line or trunk termination. It has improved key parameters of power consumption, idle channel noise, and power supply rejection. A single part exceeds both AT&T* D3/D4 and CCITT transmission specs, exceeds digital Class 5 central office switching system stringent specifications, and is fully compatible with the 2912. The primary application for the 2912A is in telephone systems for transmission, switching, or remote concentration.

An advanced version of the switched capacitor technique used for the 2912 is used to implement the transmit and receive passband filter sections of the 2912A. The device is fabricated using Intel's reliable two layer polysilicon gate NMOS technology. (See Intel Reliability Report RR-24 on the 2910A, 2911A, and 2912.) The combination of advances in the switched capacitor techniques first used on the 2912 and the NMOS technology results in a monolithic 2912A filter which is packaged in a standard 16-pin DIP.



270159-1

Figure 1. Block Diagram



270159-2

Pin Names

VFxI+, VFxI-	Analog Inputs
GSx	Gain Control
VFxO	Analog Output
VFR+	Analog Input
VFR0	Analog Output
PWRO	Driver Input
PWRO+, PWRO-	Driver Output
CLK	Clock Input
CLK0	Clock Selection
PDN	Power Down
VCC	Power (+5V)
VBB	Power (-5V)
GRDD	Digital Ground
GRDA	Analog Ground

Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Function	Description
VF _{XI} +	1	Input	Analog input of the transmit filter. The VF _{XI} + signal comes from the 2 to 4 wire hybrid in the case of a 2 wire line and goes through the frequency rejection and the antialiasing filters before being sent to the Codec for encoding.
VF _{XI} -	2	Input	Inverting input of the gain adjustment operational amplifier on the transmit filter.
GS _X	3	Output	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.
VF _{RO}	4	Output	Analog output of the receive filter. This output provides a direct interface to electronic hybrids. For a transformer hybrid application, VF _{RO} is tied to PRWI and a dual balanced output is provided on pins PWRO+ and PWRO-.
PWRI	5	Input	Input to the power driver amplifiers on the receive side for interface to transformer hybrids. High impedance input. When tied to V _{BB} , the power amplifiers are powered down.
PWRO+	6	Output	Non-inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
PWRO-	7	Output	Inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
V _{BB}	8	Power	-5V ± 5% referenced to GRDA
V _{CC}	9	Power	+5V ± 5% referenced to GRDA
VF _{RI}	10	Input	Analog input of the receive filter, interface to the Codec analog output for PCM applications. The receive filter provides the $\frac{\sin x}{x}$ correction needed for sample and hold type Codec outputs to give unity gain. The input voltage range is directly compatible with the Intel 2910A and 2911A Codecs.
GRDD	11	Ground	Digital ground return for internal clock generator.
CLK ⁽¹⁾	12	Input	Clock input. Three clock frequencies can be used: 1.536 MHz, 1.544 MHz or 2.048 MHz; pin 14, CLK0, has to be strapped accordingly. High impedance input, TTL voltage levels.
PDN	13	Input	Control input for the stand-by power down mode. An internal pull up to +5V is provided for interface to the Intel 2910A and 2911A PDN outputs. TTL voltage levels.
CLK0 ⁽¹⁾	14	Input	Clock (pin 12, CLK) frequency selection. If tied to V _{BB} , CLK should be 1.536 MHz. If tied to Ground, CLK should be 1.544 MHz. If tied to V _{CC} , CLK should be 2.048 MHz.
GRDA	15	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
VF _{XO}	16	Output	Analog output of the transmit filter. The output voltage range is directly compatible with the Intel 2910A and 2911A Codecs.

NOTE:

1. The three clock frequencies are directly compatible with the Intel 2910A and 2911A Codecs. The following table should be observed in selecting the clock frequency.

Codec Clock	Clock Bits/Frame	CLK, Pin 12	CLK0, Pin 14
1.536 MHz	192	1.536 MHz	V _{BB} (-5V)
1.544 MHz	193	1.544 MHz	GRDD
2.048 MHz	256	2.048 MHz	V _{CC} (+5V)

FUNCTIONAL DESCRIPTION

The 2912A provides the transmit and receive filters found on the analog termination of a PCM line or trunk. The transmit filter performs the anti-aliasing function needed for an 8 KHz sampling system, and the 50/60 Hz rejection. The receive filter has a low pass transfer characteristic and also provides the Sinx/x correction necessary to interface the Intel 2910A (μ Law) and 2911A (A Law) Codecs which have a non-return-to-zero output of the digital to an-

alog conversion. Gain adjustment is provided in the receive and transmit directions.

A stand-by, power down mode is included in the 2912A and can be directly controlled by the 2910A/2911A Codecs.

The 2912A can interface directly with a transformer hybrid (2 to 4 wire conversion) or with electronic hybrids; in the latter case the power dissipation is reduced by powering down the output amplifier provided on the 2912A.




Figure 3. Typical Line Termination

FILTER OPERATION

Transmit Filter Input Stage

The input stage provides gain adjustment in the pass-band. The input operational amplifier has a common mode range of ± 2.2 volts, a DC offset of less than 25 mV, a voltage gain greater than 3000 and a unity gain bandwidth of 1 MHz. It can be connected to provide a gain of 20 dB without degrading the noise performance of the filter. The load impedance connected to the amplifier output (GS_X) must be greater than $10K \Omega$ in parallel with 25 pF. The input signal on lead $VF_X|+$ can be either AC or DC coupled. The input Op Amp can also be used in the inverting mode or differential amplifier mode. The remaining portion of the transmit filter provides a gain of +3 dB in the pass band.




Figure 4. Transmit Filter Gain Adjustment

Receive Filter Output

The V_{FRO} lead is capable of driving high impedance electronic hybrids. The gain of the receive section from V_{FRI} to V_{FRO} is:

$$\frac{\left(\frac{\pi f}{8000}\right)}{\sin\left(\frac{\pi f}{8000}\right)}$$

which when multiplied by the output response of the Intel 2910A and 2911A Codecs results in a 0 dB gain in the pass band. The filter gain can be adjusted downward by a resistor voltage divider connected as shown in Figure 5. The total resistive load R_{LR} on V_{FRO} should not be less than 10K Ω .




Figure 5. Receive Filter Output Gain Adjustment

Receive Filter Output Driver Amplifier Stage

A balanced power amplifier is provided in order to drive low-impedance loads in a bridged configuration. The receive filter output V_{FRO} is connected through gain setting resistors R_1 and R_2 to the amplifier input $PWRI$. The input voltage range on $PWRI$ is ± 3.2 volts and the gain is 6 dB for a bridged output.

With a 600 Ω load connected between $PWRO+$ and $PWRO-$, the maximum voltage swing across the load is ± 5.0 volts. The series combination of R_S and the hybrid transformer must present a minimum A.C.

load resistance of 600 Ω to the amplifier in the bridged configuration. A typical connection of the output driver amplifiers is shown in Figure 6. These amplifiers can also be used with loads connected to ground.

When the power amplifier is not needed it should be deactivated to save power. This is accomplished by tying the $PWRI$ pin to V_{BB} before the device is powered up.

Power Down Mode

Pin 13, PDN , provides the power down control. When the signal on this lead is brought high, the 2912A goes into a standby, power down mode. Power dissipation is reduced to 0.5 mW. In the stand-by mode, all outputs go into a high impedance state. This feature allows multiple 2912As to drive the same analog bus on a time-shared basis.

When power is restored, the settling time of the 2912A is typically 15 ms.

The PDN interface is directly compatible with the Intel 2910A and 2911A PDN outputs. Only one command from the common control is then necessary to power down both the Codec and the Filters of the line or trunk interface.




Figure 6. Typical Connection of Output Driver Amplifier

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias		-10°C to +80°C
Storage Temperature		-65°C to +150°C
Supply Voltage with Respect to V_{BB}		-0.3V to +14.0V
All Input and Output Voltages with Respect to V_{BB}		-0.3V to +14.0V
All Output Currents		± 50 mA
Power Dissipation		1 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

**WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; $GRDA = 0\text{V}$; $GRDD = 0\text{V}$; unless otherwise specified

DIGITAL INTERFACE (CLK, CLK0, and PDN Pins)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
I_{LIC}	Input Load Current, CLK			10	μA	$V_{IN} = GRDD$ to V_{CC}
I_{LIO}	Input Load Current, CLK0			10	μA	$V_{IN} = V_{BB}$ to V_{CC}
I_{LIP}	Input Load Current, PDN			-100	μA	$V_{IN} = GRDD$ to V_{CC}
V_{IL}	Input Low Voltage (except CLK0)			0.8	V	
V_{IH}	Input High Voltage (except CLK0)	2.0			V	
V_{ILO}	Input Low Voltage, CLK0	V_{BB}		$V_{BB} + 0.5$	V	
V_{II0}	Input Intermediate Voltage, CLK0	$GRDD - 0.5$		0.8	V	
V_{IH0}	Input High Voltage, CLK0	$V_{CC} - 0.5$		V_{CC}	V	

POWER DISSIPATION

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
I_{CC0}	V_{CC} Standby Current		50	100	μA	$PDN = V_{IH}$ Min
I_{BB0}	V_{BB} Standby Current		50	100	μA	$PDN = V_{IH}$ Min
I_{CC1}	V_{CC} Operating Current, Power Amplifiers Inactive		6	10	mA	$PWRI = V_{BB}^{(2)}$
I_{BB1}	V_{BB} Operating Current, Power Amplifiers Inactive		6	10	mA	$PWRI = V_{BB}^{(2)}$
I_{CC2}	V_{CC} Operating Current		8	14	mA	
I_{BB2}	V_{BB} Operating Current		8	14	mA	

NOTES:

1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
2. To place the power amplifiers in the inactive mode $PWRI$ must be tied to V_{BB} prior to power-up.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; $GRDA = 0\text{V}$; $GRDD = 0\text{V}$; unless otherwise specified (Continued)

ANALOG INTERFACE, TRANSMIT FILTER INPUT STAGE

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
I_{BXI}	Input Leakage Current, $V_{FXI}+$, $V_{FXI}-$			100	nA	$-2.2\text{V} < V_{IN} < 2.2\text{V}$
R_{IXI}	Input Resistance, $V_{FXI}+$, $V_{FXI}-$	10			M Ω	
V_{OSXI}	Input Offset Voltage, $V_{FXI}+$, $V_{FXI}-$			25	mV	
CMRR	Common Mode Rejection, $V_{FXI}+$, $V_{FXI}-$	60	75		dB	$-2.2\text{V} < V_{IN} < 2.2\text{V}$, 0 dBm0 $\equiv$ 1.1 V _{RMS} , Input at $V_{FXI}-$
A_{VOL}	DC Open Loop Voltage Gain, GS_X	3000				
f_C	Open Loop Unity Gain Bandwidth, GS_X		1		MHz	
V_{OXI}	Output Voltage Swing, GS_X	± 2.5			V	$R_L \geq 10\text{K}\Omega$
C_{LXI}	Load Capacitance, GS_X			25	pF	
R_{LXI}	Minimum Load Resistance, GS_X	10			K Ω	Minimum R_L

ANALOG INTERFACE, TRANSMIT FILTER (See Figure 9)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
R_{OX}	Output Resistance, V_{FXO}		20	35	Ω	
V_{OSX}	Output DC Offset, V_{FXO}			100	mV	$V_{FXI}+$ Connected to $GRDA$, Input Op Amp at Unity Gain
$PSRR_1$	Power Supply Rejection of V_{CC} at 1 KHz, V_{FXO}	30	40		dB	Note 2
$PSRR_2$	Power Supply Rejection of V_{BB} at 1 KHz, V_{FXO}	25	30		dB	Note 2
C_{LX}	Load Capacitance, V_{FXO}			25	pF	
R_{LX}	Minimum Load Resistance, V_{FXO}	2.7			K Ω	Minimum R_L
V_{OX1}	Output Voltage Swing, 1 KHz, V_{FXO}	± 3.2			V	$R_L \geq 10\text{K}\Omega$ or with 2910A or 2911A
V_{OX2}	Output Voltage Swing, 1 KHz, V_{FXO}	± 2.5			V	$R_L \geq 2.7\text{K}\Omega$

NOTES:

1. Typical values for $T_A = 25^\circ\text{C}$ and nominal power supply values.
2. $PSRR_{1,2}$ include op amp in transmit section.

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; $GRDA = 0\text{V}$; $GRDD = 0\text{V}$; unless otherwise specified (Continued)

ANALOG INTERFACE, RECEIVE FILTER (See Figure 10)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
I_{BR}	Input Leakage Current, V_{FRI}			3	μA	$-3.2\text{V} < V_{IN} < 3.2\text{V}$
R_{IR}	Input Resistance, V_{FRI}	1			$\text{M}\Omega$	
R_{OR}	Output Resistance, V_{FRO}			100	Ω	
V_{OSR}	Output DC Offset V_{FRO}			100	mV	V_{FRI} Connected to GRDA
$PSRR_3$	Power Supply Rejection of V_{CC} at 1 KHz, V_{FRO}	30	45		dB	
$PSRR_4$	Power Supply Rejection of V_{BB} at 1 KHz, V_{FRO}	30	35		dB	
C_{LR}	Load Capacitance, V_{FRO}			25	pF	
R_{LR}	Minimum Load Resistance, V_{FRO}	10			$\text{K}\Omega$	Minimum R_L
V_{OR}	Output Voltage Swing, V_{FRO}	± 3.2			V	$R_L = 10\text{K}\Omega$

ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
I_{BRA}	Input Leakage Current, $PWRI$			3	μA	$-3.2\text{V} < V_{IN} < 3.2\text{V}$
R_{IRA}	Input Resistance, $PWRI$	10			$\text{M}\Omega$	
R_{ORA}	Output Resistance, $PWRO+$, $PWRO-$		1		Ω	$ I_{OUT} < 10\text{mA}$ $-3.0\text{V} < V_{OUT} < 3.0\text{V}$
V_{OSRA}	Output DC Offset, $PWRO+$, $PWRO-$			50	mV	$PWRI$ Connected to GRDA
C_{LRA}	Load Capacitance, $PWRO+$, $PWRO-$			100	pF	
V_{ORA1}	Output Voltage Swing Across R_L , $PWRO+$, $PWRO-$ Single Ended Connection	± 3.2			V	$R_L = 10\text{K}\Omega$ R_L Connected to GRDA $f_o \geq 200\text{Hz}$
		± 2.9			V	
		± 2.5			V	
V_{ORA2}	Differential Output Voltage Swing, $PWRO+$, $PWRO-$ Balanced Output Connection	± 6.4			V	$R_L = 20\text{K}\Omega$ R_L Connected between $PWRO+$ and $PWRO-$ $f_o \geq 200\text{Hz}$
		± 5.8			V	
		± 5.0			V	

NOTE:

1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; $GRDA = 0\text{V}$; $GRDD = 0\text{V}$; unless otherwise specified

Clock Input Frequency: $\text{CLK} = 1.536\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IL0}$ (Tied to V_{BB})
 $\text{CLK} = 2.048\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IH0}$ (Tied to V_{CC})
 $\text{CLK} = 1.544\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IIO}$ (Tied to $GRDD$)

TRANSMIT FILTER TRANSFER CHARACTERISTICS

(See Transmit Filter, Transmit Characteristics, Figure 7)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
G _{RX}	Gain Relative to Gain at 1 KHz					0 dBm0 Input Signal
	16.67 Hz		-56	-50	dB	Gain Setting Op Amp
	50 Hz			-25	dB	Unity Gain
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	0 dBm0 Signal $\equiv 1.1 V_{RMS}$
	300 Hz to 3000 Hz	-0.125		0.125	dB	Input at V_{FXI} -
	3300 Hz	-0.35		0.03	dB	
	3400 Hz	-0.7		-0.1	dB	0 dBm0 Signal $\equiv 1.6 V_{RMS}$
	4000 Hz			-14	dB	Output at V_{FXO}
	4600 Hz and Above			-32	dB	
G _{AX}	Absolute Passband Gain at 1 KHz, V_{FXO}	2.9	3.0	3.1	dB	$R_L = \infty$ (3)
G _{AXT}	Gain Variation with Temperature at 1 KHz		0.0002	0.002	dB/°C	0 dBm0 Signal Level
G _{AXS}	Gain Variation with Supplies at 1 KHz		0.01	0.07	dB/V	0 dBm0 Signal Level, Supplies $\pm 5\%$
CT _{RT}	Cross Talk, Receive to Transmit, Measured at V_{FXO} $20 \log \frac{V_{FXO}}{V_{FRO}}$		-75	-65	dB	$V_{FRI} = 1.6 V_{RMS}$, 1 KHz Input, $V_{FXI} +$, $V_{FXI} -$ Connected to GS_X , GS_X Connected through 10 K Ω to $GRDA$
N _{CX1}	Total C Message Noise at Output, V_{FXO}		6	11	dBrnc0 (Note 2)	Gain Setting Op Amp at Unity Gain
N _{CX2}	Total C Message Noise at Output, V_{FXO}		9	13	dBrnc0 (Note 2)	Gain Setting Op Amp at 20 dB Gain
D _{DX}	Differential Envelope Delay, V_{FXO} 1 KHz to 2.6 KHz			60	μs	
D _{AX}	Absolute Delay at 1 KHz, V_{FXO}			110	μs	
DP _{X1}	Single Frequency Distortion Products			-48	dB	0 dBm0 Input Signal at 1 KHz
DP _{X2}	Single Frequency Distortion Products at Maximum Signal Level of +3 dBm0 at V_{FXO}			-45	dB	0.16 V_{RMS} 1 KHz Input Signal at $V_{FXI} +$; Gain Setting Op Amp at 20 dB Gain. The +3 dBm0 Signal at V_{FXO} is 2.26 V_{RMS}

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } +70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$; $V_{BB} = -5\text{V} \pm 5\%$; $GRDA = 0\text{V}$; $GRDD = 0\text{V}$; unless otherwise specified (Continued)

Clock Input Frequency: $\text{CLK} = 1.536\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IL0}$ (Tied to V_{BB})

$\text{CLK} = 1.544\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IH0}$ (Tied to $GRDD$)

$\text{CLK} = 2.048\text{ MHz} \pm 0.1\%$; $\text{CLK0} = V_{IH0}$ (Tied to V_{CC})

RECEIVE FILTER TRANSFER CHARACTERISTICS (See Receive Filter Transfer Characteristics, Figure 8)

Symbol	Parameter	Min	Typ ⁽¹⁾	Max	Unit	Test Conditions
G_{RR}	Gain Relative to Gain at 1 KHz with Sinx/x Correction of 2910A or 2911A					0 dBm0 Input Signal
	Below 200 Hz			0.125	dB	$0\text{ dBm0 Signal} \equiv 1.6 V_{RMS} \times \sin\left(\frac{\pi f}{8000}\right)$ Input at V_{FI}
	200 Hz	-0.5		0.125	dB	
	300 Hz to 3000 Hz	-0.125		0.125	dB	
	3300 Hz	-0.35		0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	
G_{AR}	Absolute Passband Gain at 1 KHz, V_{FO}	-0.1	0	+0.1	dB	$R_L = \infty(3, 4)$
G_{ART}	Gain Variation with Temperature at 1 KHz		0.0002	0.002	dB/ $^\circ\text{C}$	0 dBm0 Signal Level
G_{ARS}	Gain Variation with Supplies at 1 KHz		0.01	0.07	dB/V	0 dBm0 Signal Level, Supplies $\pm 5\%$
CT_{TR}	Cross Talk, Transmit to Receive, Measured at V_{FO} ; $20 \log(V_{FO}/V_{FO})$		-70	-60	dB	$V_{FI} = 1.1 V_{RMS}$, 1 KHz Output, V_{FI} Connected to $GRDA$
N_{CR}	Total C Message Noise at Output, V_{FO}		2	6	dBrnc0 (Note 2)	V_{FO} Output or $PWRO+$ and $PWRO-$ Connected with Unity Gain
D_{DR}	Differential Envelope Delay, V_{FO} , 1 KHz to 2.6 KHz			100	μs	
D_{AR}	Absolute Delay at 1 KHz, V_{FO}			110	μs	
DP_{R1}	Single Frequency Distortion Products			-48	dB	0 dBm0 Input Signal at 1 KHz
DP_{R2}	Single Frequency Distortion Products at Maximum Signal Level of +3 dBm0 at V_{FO}			-45	dB	+3 dBm0 Signal Level of 2.26 V_{RMS} , 1 KHz Input at V_{FI}

NOTES:

1. Typical Values are for $T_A = 25^\circ\text{C}$ and nominal power supply values.
2. A noise measurement of 12 dBrnc into a 600Ω load at the 2912A device is equivalent to 6 dBrnc0.
3. For gain under load refer to output resistance specs and perform gain calculation.
4. Output is non-inverting.

TRANSFER CHARACTERISTICS




Figure 7. Transmit Filter




Figure 8. Receive Filter

NOTES:

1. Typical Transfer Function of the Receive Filter as a Separate Component.

2. Typical Transfer Function of the Receive Filter Driven by the Sample and Hold Output of the Intel 2910A and 2911A CODECS. The Combined Filter/CODEC Response Meets the Stated Specifications.

POWER SUPPLY REJECTION TYPICAL VALUES OVER 3 RANGES




Figure 9. Transmit Filter




Figure 10. Receive Filter