捷多邦,专业PCB打样工厂,24小时**SNFJ44以**/CH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320F - NOVEMBER 1993 - REVISED JUNE 1998

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16952A contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. It can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CEAB or CEBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

DGG OR DL PACKAGE (TOP VIEW)

		_	
1OEAB	₁ \cup	56	1OEBA
1CLKAB	2	55	1CLKBA
1CEAB	3	54	1CEBA
GND [4	53	GND
1A1 [5	52	1B1
1A2 [6	51	1B2
V _{CC}	7	50	V _{CC}
1A3 [8	49	1B3
1A4 [9	48	1B4
1A5 [10	47] 1B5
GND [11	46	GND
1A6 [12	45	1B6
1A7 [13	44	1B7
1A8 [14	43] 1B8
2A1	15	42] 2B1
2A2 [16	41] 2B2
2A3 [17	40] 2B3
GND [18	39	GND
2A4 [19	38] 2B4
2A5 [20	37] 2B5
2A6 [21	36] 2B6
V _{CC} [22	35] v _{cc}
2A7 [23	34	2B7
2A8 [24	33	2B8
GND [25	32	GND
2CEAB	26	31	2CEBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2 <mark>OEBA</mark>
			1

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16952A is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.



SN74LVCH16952A **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS320F - NOVEMBER 1993 - REVISED JUNE 1998


FUNCTION TABLE[†]

	ОИТРИТ			
CEAB	CLKAB	OEAB	Α	В
Н	Х	L	Х	В ₀ ‡ В ₀ ‡
Х	L	L	Χ	в ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	Н
Х	X	Н	Χ	Z

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CEBA, CLKBA, and OEBA.

[‡] Level of B before the indicated steady-state input conditions were established


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320F - NOVEMBER 1993 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I : (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Cumphyyaltaga	Operating	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ı	Input voltage		0	5.5	V	
\/ -	Output voltage	High or low state	0	Vcc	V	
Vo		3 state	0	5.5	V	
	High-level output current	V _{CC} = 1.65 V	-4			
		V _{CC} = 2.3 V		-8	mA	
ІОН		V _{CC} = 2.7 V		-12		
		V _{CC} = 3 V		-24		
	Low-level output current	V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		8	- mA	
IOL		V _{CC} = 2.7 V		12		
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVCH16952A **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS320F - NOVEMBER 1993 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TE	ST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA		1.65 V	1.2			
\ \/ .		I _{OH} = -8 mA		2.3 V	1.7			v
VOH	I _{OH} = -12 mA		2.7 V	2.2			V	
		IOH = -12 IIIA		3 V	2.4			
		I _{OH} = -24 mA		3 V	2.2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
VOL		I _{OL} = 8 mA		2.3 V			0.7	V
		I _{OL} = 12 mA		2.7 V			0.4	
	_	I _{OL} = 24 mA		3 V			0.55	
Тį	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$ 3.6 V		3.6 V			±5	μΑ
		V _I = 0.58 V		1.65 V	‡			
		V _I = 1.07 V			‡			
	I(hold) A or B ports	V _I = 0.7 V		2.3 V	45			
I _I (hold)		orts $\begin{aligned} V_I &= 1.7 \text{ V} \\ V_I &= 0.8 \text{ V} \\ V_I &= 2 \text{ V} \end{aligned}$ 3 V		2.5 V	-45			μΑ
				75				
				3 v	-75			
		V _I = 0 to 3.6 V§		36 V			±500	
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ
loz¶		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ
		VI = VCC or GND		0.014			20	
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{\#}}$	IO = 0	3.6 V	3.6 V		20	μΑ
ΔlCC		One input at V _{CC} – Other inputs at V _{CC} or GND	0.6 V,	2.7 V to 3.6 V			500	μА
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		5		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[¶] For I/O ports, the parameter IOZ includes the input leakage current, but not I_I(hold).

[#]This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =		V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f _{clock} Clock frequency			†		†		150		150	MHz
t _W	Pulse duration, CLK high or low		†		†		3.3		3.3		ns
	t _{SU} Setup time	Data before CLK↑	†		†		3.4		2.8		
^l su		CE before CLK↑	†		†		1.8		1.4		ns
4	t _h Hold time	Data after CLK↑	†		†		0.5		0.5		
l th		CE after CLK↑	†		†		1.1		1.9		ns

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	1 ± 0.13 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}			†		†		150		150		MHz	
^t pd	CLKAB or CLKBA	B or A	†	†	†	†		7.6	1.6	6.6	ns	
t _{en}	ŌĒ	A or B	†	†	†	†		8	1.1	6.6	ns	
^t dis	ŌĒ	A or B	†	†	†	†		7.1	1.9	6.7	ns	
t _{sk(o)} ‡				·		Ī				1	ns	

[†] This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP		
Power dissipation capacitance		Outputs enabled	f = 10 MHz	†	†	87	pF	
Popa	per transceiver	transceiver Outputs disabled		†	†	43	pr	

[†] This information was not available at the time of publication.

[‡] Skew between any two outputs of the same package switching in the same direction

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

ENABLE AND DISABLE TIMES

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated