

SPICE Device Model 2N7002K Vishay Siliconix

N-Channel 60-V (D-S) MOSFET

CHARACTERISTICS

- N-Channel Vertical DMOS
- · Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 73307 www.vishay.com

SPICE Device Model 2N7002K

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.6		V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	4		Α
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 500 mA	1.1	1.1	Ω
		V_{GS} = 4.5 V, I_{D} = 200 mA	1.6	1.6	
Forward Transconductance ^a	9 _{fs}	V_{DS} = 10 V, I_{D} = 200 mA	240	550	S
Diode Forward Voltage ^a	V _{SD}	I _S = 200 mA, V _{GS} = 0 V	0.85	0.87	V
Dynamic ^b					
Total Gate Charge	Qg	V _{DS} = 10 V, V _{GS} = 4.5 V, I _D = 250 mA	0.30	0.40	nC
Gate-Source Charge	Q_{gs}		0.11	0.11	
Gate-Drain Charge	Q_{gd}		0.15	0.15	


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.


www.vishay.com Document Number: 73307





SPICE Device Model 2N7002K Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (T_J =25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 73307 www.vishay.com