HIGH-PERFORMANCE IMPACT-X™ PROGRAMMABLE ARRAY LOGIC CIRCUITS


SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

- Second-Generation PLD Architecture
- High-Performance Operation:

 f_{max} (External Feedback) . . . 80 MHz

 Propagation Delay . . . 7.5 ns Max
- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 Per Output
- Variable Product Term Distribution
 Allows More Complex Functions to Be Implemented
- Each Output Is User Programmable for Registered or Combinational Operation, Polarity, and Output Enable Control
- Power-Up Clear on Registered Outputs
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Package Options Include Both Plastic Chip Carrier and Plastic DIP





NC — No internal connection
Pin assignments in operating mode

description

The TIBPAL22V10-7C is a programmable array logic device featuring high speed and functional equivalency when compared to presently available devices. The TIBPAL22V10-7C is implemented with the familiar sum-of-products (AND-OR) logic structure featuring programmable output logic macrocells. This IMPACT-X™ circuit combines the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

This device contains up to 22 inputs and 10 outputs. It incorporates the unique capability of defining and programming the architecture of each output on an individual basis. Outputs can be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

description (continued)

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10' offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.

A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power up with their outputs high. Registered outputs selected as active-high power up with their outputs low.


A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22V10-7C is characterized for operation from 0°C to 75°C.




SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995


functional block diagram (positive logic)



 \sim denotes fused inputs

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995







TEXAS INSTRUMENTS

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

output logic macrocell diagram




SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995



REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE SELECT		FEEDBACK AND OUTPUT CONFIGURATION					
S1	S0	FEEDBACK AND OUTFUT CONFIGURATION					
0	0	Register feedback	Registered	Active low			
0	1	Register feedback	Registered	Active high			
1	0	I/O feedback	Combinational	Active low			
1	1	I/O feedback	Combinational	Active high			

 $^{0 = \}text{unblown fuse}, 1 = \text{blown fuse}$

Figure 1. Resultant Macrocell Feedback and Output Logic After Programming



 $^{{\}rm S1}$ and ${\rm S0}$ are select-function fuses as shown in the output logic macrocell diagram.

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage range (see Note 1)	
Voltage range applied to disabled output (see Note 1)	
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT			
Vcc	Supply voltage			5	5.25	V			
VIH	High-level input voltage (see Note 2)				5.5	V			
VIL	Low-level input voltage (see Note 2)				0.8	V			
IOH	High-level output current				-3.2	mA			
loL	Low-level output current				16	mA			
	D. 1	Clock high or low	4			ns			
t _W	Pulse duration	Asynchronous reset high or low	6						
		Input	5.5						
		Feedback	5.5						
t _{su}	Setup time before clock↑	Synchronous preset (active)	8			ns			
		Synchronous preset (inactive)	8			1			
		Asynchronous reset (inactive)	6						
th	Hold time, input, set, or feedback after clock↑					ns			
T _A	Operating free-air temperature				75	°C			

NOTE 2: These are absolute voltage levels with respect to the ground terminal of the device and includes all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.



SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

electrical characteristics over recommended operating free-air temperature range

PARAMET	ΓER		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
VOH		$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4			V
V _{OL}		$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 16 \text{ mA}$			0.35	0.5	V
I _{OZH} ‡		$V_{CC} = 5.25 \text{ V},$	V _O = 2.7 V				0.1	mA
I _{OZL} ‡		$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.4 \text{ V}$				-0.1	mA
Ц		$V_{CC} = 5.25 \text{ V},$	V _I = 5.5 V				1	mA
I _{IH} ‡		$V_{CC} = 5.25 \text{ V},$	V _I = 2.7 V				25	μΑ
I _{IL} CL	K	Vcc = 5.25 V,	V _I = 0.4 V				-0.25	mA
'IL All	others	, , ,	.,				-0.1	1117 (
IOS§		$V_{CC} = 5.25 \text{ V},$	V _O = 0.5 V		-30		-130	mA
ICC		$V_{CC} = 5.25 \text{ V},$	$V_I = GND$,	Outputs open			210	mA
Ci		f = 1 MHz,	V _I = 2 V			6		pF
Co		f = 1 MHz,	V _O = 2 V			8		pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	TEST CONDITIONS	TIBPAL22V10-7CFN		TIBPAL22V10-7CNT		UNIT
	(INPUT)			MIN	MAX	MIN	MAX	UNII
	Without f		125		125		MHz	
$f_{max}\P$	With internal feedback		100		100			
	With external feedback			87		80		
^t pd	I, I/O	I/O	R1 = 300 Ω ,	3	7.5	3	7.5	ns
^t pd	I, I/O (reset)	Q	$R2 = 300 \Omega$,		12		12	ns
^t pd	CLK	Q	See Figure 6	1.5	6	1.5	7	ns
t _{pd} #	CLK	Feedback			4.5		4.5	ns
t _{en}	I, I/O	I/O, Q			8		8	ns
^t dis	I, I/O	I/O, Q			7.5		7.5	ns

$$f_{max} \text{ (without feedback)} = \frac{1}{t_{W}(\text{low}) + t_{W}(\text{high})}$$

$$f_{max} \text{ (with internal feedback)} = \frac{1}{t_{Su} + t_{pd}(\text{CLK to feedback})}$$

$$f_{max} \text{ (with external feedback)} = \frac{1}{t_{Su} + t_{pd}(\text{CLK to Q})}$$



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ I/O leakage is the worst case of I_{OZL} and I_{IL} or I_{OZH} and I_{IH} , respectively.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Vo is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

[#]This parameter is calculated from the measured f_{max} with internal feedback in the counter configuration.

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995

preload procedure for registered outputs (see Notes 3 and 4)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With V_{CC} at 5 V and pin 1 at V_{IL}, raise pin 13 to V_{IHH}.
- Step 2. Apply either V_{IL} or V_{IH} to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V_{IL} . Preload can be verified by observing the voltage level at the output pin.




Figure 2. Preload Waveforms


NOTES: 3. Pin numbers shown are for the NT package only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.

4. $t_d = t_{SU} = t_W = 100$ ns to 1000 ns. $V_{IHH} = 10.25$ V to 10.75 V.



power-up reset

Following power up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 3. Power-Up Reset Waveforms

programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.



[‡] This is the setup time for input or feedback.


THERMAL INFORMATION

thermal management of the TIBPAL22V10-7C

Thermal management of the TIBPAL22V10-7CNT and TIBPAL22V10-7CFN is necessary when operating at certain conditions of frequency, output loading, and outputs switching simultaneously. The device and system application will determine the appropriate level of management.

Determining the level of thermal management is based on factors such as power dissipation (P_D) , ambient temperature (T_A) , and transverse airflow (FPM). Figures 4 (a) and 4 (b) show the relationship between ambient temperature and transverse airflow at given power dissipation levels. The required transverse airflow can be determined at a particular ambient temperature and device power dissipation level in order to ensure the device specifications.

Figure 5 illustrates how power dissipation varies as a function of frequency and the number of outputs switching simultaneously. It should be noted that all outputs are fully loaded ($C_L = 50 \text{ pF}$). Since the condition of ten fully loaded outputs represents the worst-case condition, each application must be evaluated accordingly.






Figure 4

SRPS014D - D3520, AUGUST 1990 - REVISED NOVEMBER 1995


THERMAL INFORMATION

POWER DISSIPATION vs

FREQUENCY 2000 V_{CC} = 5 VR1 = 300 Ω R2 = 300 Ω 1900 10 Outputs Switching T_A = 25 °C - Power Dissipation - mW $C_L = 50 pF$ 1800 1700 1600 1500 _ 1400 1300 1 Output Switching 1200 0.1 0.2 0.4 10 20 40 100 200 f - Frequency - MHz

Figure 5

PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS


- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en} , 5 pF for t_{dis} .
 - B. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_{\Gamma} = t_{f} = 2$ ns, duty cycle = 50%.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
 - E. Equivalent loads may be used for testing.


Figure 6. Load Circuit and Voltage Waveforms




TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS





POWER DISSIPATION vs **FREQUENCY 10-BIT COUNTER MODE** 1200 $V_{CC} = 5 V$ Power Dissipation – mW 1100 $T_A = 0 \circ C$ 1000 T_A = 25 °C T_A = 75 ° C 900 800 2 100 1 10 20 40 f - Frequency - MHz Figure 13

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated