

# 8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN AND INTERNAL REFERENCE

# **FEATURES**

- Eight Voltage Output DACs in One Package
  - TLV5630 ... 12-Bit
  - TLV5631 ... 10-Bit
  - TLV5632 . . . 8-Bit
  - 1 µs in Fast Mode
  - 3 µs in Slow Mode
- Programmable Settling Time vs Power Consumption
  - 1 µs in Fast Mode
  - 3 µs in Slow Mode
  - 18 mW in Slow Mode at 3 V
  - 48 mW in Fast Mode at 3 V
- Compatible With TMS320 and SPI Serial Ports
- Monotonic Over Temperature
- Low Power Consumption:
  - 18 mW in Slow Mode at 3 V
  - 48 mW in Fast Mode at 3 V
- Power-Down Mode
- Internal Reference
- Data Output for Daisy-Chaining

# DESCRIPTION

The TLV5630, TLV5631, and TLV5632 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.


Additional features are a power-down mode, an LDAC input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices, and an internal programmable band-gap reference.

The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.

Implemented with a CMOS process, the DACs are designed for single-supply operation from 2.7 V to 5.5 V. The devices are available in 20-pin SOIC and TSSOP packages.

APPLICATIONS

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SLAS269D-MAY 2000-REVISED MARCH 2004

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# TATALABLE OF HONS PACKAGE SOIC (DW) TSSOP (PW) RESOLUTION 40°C to 85°C TLV5630IDW TLV5630IPW 12 40°C to 85°C TLV5632IDW TLV5632IPW 8

## **AVAILABLE OPTIONS**

FUNCTIONAL BLOCK DIAGARAM	
SCLK	) OUTA
DOUT Serial Interface Serial Interface B, C, D, E, F, G and H Same as DAC A	OUT B, C, D, E, F, G and H

# FUNCTIONAL BLOCK DIAGARAM

#### **Terminal Functions**

TERM	INAL		DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
AGND	10	Р	Analog ground						
AV <sub>DD</sub>	11	Р	Analog power supply						
DGND	1	Р	Digital ground						
DIN	2	I	Digital serial data input						
DOUT	19	0	Digital serial data output						
DV <sub>DD</sub>	20	Р	Digital power supply						
FS	4	I	Frame sync input						
LDAC	18	I	Load DAC. The DAC outputs are only updated, if this signal is low. It is an asynchronous input.						
MODE	17	I	DSP/ $\mu$ C mode pin. High = $\mu$ C mode, NC = DSP mode.						
PRE	5	I	Preset input						
REF	16	I/O	Voltage reference input/output						
SCLK	3	I	Serial clock input						
OUTA-OUTH	12-15, 6-9	0	DAC outputs A, B, C, D, E, F, G and H						



# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

	UNIT
Supply voltage, (AV <sub>DD</sub> , DV <sub>DD</sub> to GND)	7 V
Reference input voltage range	- 0.3 V to AV <sub>DD</sub> + 0.3
Digital input voltage range	- 0.3 V to DV <sub>DD</sub> + 0.3
Operating free-air temperature range, T <sub>A</sub>	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP	MAX	UNIT	
	5-V operation	4.5	5	5.5	V	
Supply voltage, $AV_{DD}$ , $DV_{DD}$	3-V operation	2.7	3	3.3	V	
Lligh lovel digital input V	DV <sub>DD</sub> = 2.7 V	2			V	
High-level digital input, V <sub>IH</sub>	DV <sub>DD</sub> = 5.5 V	2.4			v	
.ow-level digital input, V <sub>IL</sub>	DV <sub>DD</sub> = 2.7 V			0.6	V	
	DV <sub>DD</sub> = 5.5 V			1.0	v	
Deference voltage \/	$AV_{DD} = 5 V$	GND	2.048	$AV_{DD}$	V	
Reference voltage, V <sub>ref</sub>	AV <sub>DD</sub> = 3 V	GND	1.024	$AV_{DD}$	V	
Analog output load resistance, R <sub>L</sub>		2			kΩ	
Analog output load capacitance, C <sub>L</sub>				100	pF	
Clock frequency, f <sub>CLK</sub>				30	MHz	
Operating free-air temperature, T <sub>A</sub>		-40		85	°C	



# **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIC	NS	MIN	TYP	MAX	UNIT
POWER	SUPPLY	•			-1			
I <sub>DD</sub>	Power supply current	No load, All V <sub>ref</sub> = 2.048	inputs = DV <sub>DD</sub> or GND, V,	Fast Slow		16 6	21 8	mA
	Power-down supply current					0.1		μA
POR	Power on threshold					2		V
PSRR	Power supply rejection ratio	Full scale, S	See <sup>(1)</sup>			50		dB
STATIC	DAC SPECIFICATIONS							
		TLV5630				12		Bits
	Resolution	TLV5631				10		Bits
		TLV5632		8		Bits		
		TLV5630		Code 40 to 4095		±2	±6	LSB
INL	Integral nonlinearity	TLV5631	V <sub>ref</sub> = 1 V, 2 V	Code 20 to 1023		±0.5	±2	LSB
		TLV5632		Code 6 to 255		±0.3	±1	LSB
		TLV5630		Code 40 to 4095		±0.5	±1	LSB
DNL	Differential nonlinearity	TLV5631	V <sub>ref</sub> = 1 V, 2 V	Code 20 to 1023		±0.1	±1	LSB
		TLV5632		Code 6 to 255		±0.1	±1	LSB
E <sub>ZS</sub>	Zero scale error (offset e scale)	error at zero					±30	mV
E <sub>ZS</sub> TC	Zero scale error tempera	ature coef-				30		µV/∘C
E <sub>G</sub>	Gain error						±0.6	%Full Scale V
EGTC	Gain error temperature of	coefficient			10		ppm/°C	
OUTPUT	SPECIFICATIONS				-1			
Vo	Voltage output range	$R_L = 10 k\Omega$			0		AV <sub>DD</sub> -0.4	V
-	Output load regulation accuracy	$R_L = 2 k\Omega v$					±0.3	%Full Scale V
REFERE	INCE OUTPUT	•			1			
V <sub>REFOU</sub> tl	Low reference voltage	V <sub>DD</sub> > 4.75	V		1.010	1.024	1.040	V
V <sub>REFOU</sub> TH	High reference voltage				2.020	2.048	2.096	V
I <sub>ref(Sourc</sub> e)	Output source current						1	mA
Iref(Sink)	Output sink current				-1			mA
	Load capacitance	See (2)			1	10		μF
PSRR	Power supply rejection ratio					60		dB
REFERE						•		
VI	Input voltage range				0		AV <sub>DD</sub>	V
R <sub>I</sub>	Input resistance					50		kΩ
C <sub>i</sub>	Input capacitance					10		pF
	Reference input	$V_{rot} = 0.4$ V	1	2.2		MHz		
	bandwidth	Input code	<sub>pp</sub> + 2.048 Vdc, = 0x800	-	1.9		MHz	

Power supply rejection ratio at full scale is measured by varying AV<sub>DD</sub> and is given by: PSRR = 20 log [(E<sub>G</sub>(AV<sub>DD</sub>max) - E<sub>G</sub>(AV<sub>DD</sub>min))/V<sub>DD</sub>max]
 In parallel with a 100-nF capacitor

# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT	
	Reference feedthrough	V <sub>ref</sub> = 2 V <sub>pp</sub> at 1 kHz + 2.048 Vdc, Se	ee <sup>(3)</sup>		84		dB	
DIGITA	L INPUTS					•		
I <sub>IH</sub>	High-level digital input current	$V_{I} = DV_{DD}$				1	μA	
I <sub>IL</sub>	Low-level digital input current	$V_{I} = 0 V$	1			μA		
CI	Input capacitance				8		pF	
DIGITA	LOUTPUT					•		
V <sub>OH</sub>	High-level digital output voltage	$R_L = 10 \ k\Omega$	2.6			V		
V <sub>OL</sub>	Low-level digital output voltage	$R_L = 10 \ k\Omega$			0.4	V		
	Output voltage rise time	$R_L = 10 \text{ k}\Omega, C_L = 20 \text{ pF},  Includes pro$	pagation delay		5	10	ns	
ANALO	OG OUTPUT DYNAMIC PE	RFORMANCE		•	1			
	Output settling time, full	R <sub>1</sub> = 10 kΩ, C <sub>1</sub> = 100 pF, See <sup>(4)</sup>	Fast		1	3	μs	
t <sub>s(FS)</sub>	scale	$R_{L} = 10 \text{ k}\Omega$ , $C_{L} = 100 \text{ pr}$ , See (7)	Slow		3	7		
	Output settling time,	$R_{L}$ = 10 kΩ, $C_{L}$ = 100 pF, See <sup>(5)</sup>	Fast		0.5	1		
t <sub>s(CC)</sub>	code to code	$R_{L} = 10 \text{ ks2}, C_{L} = 100 \text{ pr}, \text{ See } (2)$	Slow		1	2	μs	
SR	Slew rate	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}, \text{ See }^{(6)}$	Fast	4	10		V/µs	
31	SIEW IALE	$R_{L} = 10 \text{ K}_{2}, C_{L} = 100 \text{ pr}, 300 \text{ set}$	Slow	1	3			
	Glitch energy	See <sup>(7)</sup>			4		nV-s	
	Channel crosstalk	10 kHz sine, 4 V <sub>PP</sub>	10 kHz sine, 4 V <sub>PP</sub>				dB	

(3) Reference feedthrough is measured at the DAC output with an input code = 0x000.

(4) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x080 to 0xFFF and 0xFFF to 0x080, respectively. Assured by design; not tested.

(5) Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. The max time applies to code changes near zero scale or full scale. Assured by design; not tested.

(6) Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

(7) Code transition: TLV5630 - 0x7FF to 0x800, TLV5631 - 0x7FCto 0x800, TLV5632 - 0x7F0 to 0x800.


## **DIGITAL INPUT TIMING REQUIREMENTS**

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>su(FS-CK)</sub>	Setup time, FS low before next negative SCLK edge	8			ns
t <sub>su(C16-FS)</sub>	Setup time, $16^{th}$ negative edge after FS low on which bit D0 is sampled before rising edge of FS. $\mu C$ mode only	10			ns
t <sub>su(FS-C17)</sub>	μC mode, setup time, FS high before 17 <sup>th</sup> positive SCLK.	10			ns
t <sub>su(CK-FS)</sub>	DSP mode, setup time, SLCK low before FS low.	5			ns
t <sub>wL(LDAC)</sub>	LDAC duration low	10			ns
t <sub>su(FS-CK)</sub>	Setup time, FS low before first negative SCLK edge	8			ns
t <sub>wL</sub>	SCLK pulse duration low	16			
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	8			ns
t <sub>h(D)</sub>	Hold time, data held valid after SCLK falling edge	5			ns
t <sub>wH(FS)</sub>	FS duration high	10			ns
t <sub>wL(FS)</sub>	FS duration low	10			ns
t <sub>s</sub>	Settling time	See AC specs			

# TLV5630 TLV5631 TLV5632 SLAS269D-MAY 2000-REVISED MARCH 2004



# **TYPICAL CHARACTERISTICS**





# **TYPICAL CHARACTERISTICS (continued)**




Figure 5.





Figure 6.

**TLV5631 INTEGRAL NONLINEARITY** vs CODE 2.0 INL – Integral Nonlinearity – LSB 1.5 1.0 0.5 0.0 -0.5 -1.0 -1.5 -2.0 256 512 768 1024 0 Code











vs CODE











<sup>†</sup> Previous input data









## **APPLICATION INFORMATION**

## **GENERAL FUNCTION**

The TLV5630/31/32 are 8-channel, single-supply DACs, based on a resistor string architecture. They consist of a serial interface, a speed and power-down control logic, an internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) for each channel is given by:


$$2\mathsf{REF} \; \frac{\mathsf{CODE}}{\mathsf{0x1000}}[\mathsf{V}]$$

where REF is the reference voltage and CODE is the digital input value. The input range is 0x000 to 0xFFF for the TLV5630, 0x000 to 0xFFC for the TLV5631, and 0x000 to 0xFF0 for the TLV5632. A power-on-reset initially puts the internal latches to a defined state (all bits zero).

## SERIAL INTERFACE

A falling edge of FS starts shifting the data on DIN starting with the MSB to the internal register on the falling edges of SCLK. After 16 bits have been transferred, the content of the shift register is moved to one of the DAC holding registers, depending on the address bits within the data word. A logic 0 on the LDAC pin is required to transfer the content of the DAC holding register to the DAC latch and to update the DAC outputs. LDAC is an asynchronous input. It can be held low if a simultaneous update of all eight channels is not needed.

For daisy-chaining, DOUT provides the data sampled on DIN with a delay of 16 clock cycles.



Difference between DSP mode (MODE = N.C. or 0) and  $\mu$ C (MODE = 1) mode:

- In µC mode, FS needs to be held low until all 16 data bits have been transferred. If FS is driven high before the 16<sup>th</sup> falling clock edge, the data transfer is cancelled. The DAC is updated after a rising edge on FS.
- In DSP mode, FS needs to stay low for 20 ns and can go high before the 16<sup>th</sup> falling clock edge.
- In DSP mode there needs to be one falling SCLK edge before FS goes low to start the write (DIN) cycle. This extra falling SCLK edge has to happen at least 5 ns before FS goes low, t<sub>su(CK-FS)</sub> ≥ 5 ns.
- In μC mode, the extra falling SCLK edge is not necessary. However, if it does happen, the extra negative SCLK edge is not allowed to occur within 10 ns after FS goes HIGH to finish the WRITE cycle (t<sub>su(FS-C17)</sub>).



# APPLICATION INFORMATION (continued) SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 30 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.95 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the DAC has to be considered also.

# DATA FORMAT

The 16-bit data word consists of two parts:

- Address bits (D15...D12)
- Data bits (D11...D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A3	A2	A1	A0	Data											

Ax: Address bits. See table.

#### **REGISTER MAP**

A3	A2	A1	A0	FUNCTION
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	0	DAC C
0	0	1	1	DAC D
0	1	0	0	DAC E
0	1	0	1	DAC F
0	1	1	0	DAC G
0	1	1	1	DAC H
1	0	0	0	CTRL0
1	0	0	1	CTRL1
1	0	1	0	Preset
1	0	1	1	Reserved
1	1	0	0	DAC A and B
1	1	0	1	DAC C and D
1	1	1	0	DAC E and F
1	1	1	1	DAC G and H



## DAC A-H AND TWO-CHANNEL REGISTERS

Writing to DAC A-H sets the output voltage of channel A-H. It is possible to automatically generate the complement of one channel by writing to one of the four two-channel registers (DAC A and  $\overline{B}$  etc.).

The TLV5630 decodes all 12 data bits. The TLV5631 decodes D11 to D2 (D1 and D0 are ignored). The TLV5632 decodes D11 to D4 (D3 to D0 are ignored).

## PRESET

The outputs of all DAC channels can be driven to a predefined value stored in the Preset register by driving the PRE input low. The PRE input is asynchronous to the clock.

CTRL0														
BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
Function	Х	Х	X	Х	X	Х	Х	PD	DO	R1	R0	IM		
Default	Х	Х	X	Х	Х	Х	Х	0	0	0	0	0		
PD	: Full device power down 0 = normal							1 = power down						
DO	: DOUT e	nable		0 = 0	lisabled		1 = enabled							
R1:0	Referen	ce select	bits	0 = e	external		1 = external, 2 = internal 1 V, 3 = internal 2 V							
IM	: Input mo	ode		0 = s	0 = straight binary			1 = twos complement						
Х	Reserve	d												

If DOUT is enabled, the data input on DIN is output on DOUT with a 16-cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus.

BIT	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Function	Х	Х	Х	Х	P <sub>GH</sub>	P <sub>EF</sub>	P <sub>CD</sub>	P <sub>AB</sub>	S <sub>GH</sub>	S <sub>EF</sub>	S <sub>CD</sub>	S <sub>AB</sub>	
Default	Х	Х	Х	Х	0	0	0	0	0	0	0	0	
P <sub>XY</sub>	: Powe	er Down I	DAC <sub>XY</sub>			0 =	normal	1 = power down					
S <sub>XY</sub>	: Spee	d DAC <sub>XY</sub>				0 =	slow	1 = fast					
XY	: DAC	pair AB,	CD, EF	or GH									


CTRL1

In power-down mode, the amplifiers of the selected DAC pair are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the  $P_{XY}$  bit within the data word to 1.

There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting  $S_{XY}$  to 1 and slow mode is selected by setting  $S_{XY}$  to 0.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



# **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265